



Platform Architect – 3DIC Compiler Proof of Concept Demonstrator For Intel

Holger Keding, Product Engineer Platform Architect
Frank Malloy, Product Engineer 3DIC Compiler
November 28, 2023

CONFIDENTIAL INFORMATION

The information contained in this presentation is the confidential and proprietary information of Synopsys. You are not permitted to disseminate or use any of the information provided to you in this presentation outside of Synopsys without prior written authorization.

IMPORTANT NOTICE


In the event information in this presentation reflects Synopsys' future plans, such plans are as of the date of this presentation and are subject to change. Synopsys is not obligated to update this presentation or develop the products with the features and functionality discussed in this presentation. Additionally, Synopsys' services and products may only be offered and purchased pursuant to an authorized quote and purchase order or a mutually agreed upon written contract with Synopsys.

Outline


- Platform Architect Introduction
- 3DIC-Compiler Introduction
- Platform Architect - 3DIC-Compiler Flow and PoC Example Overview
- Functional Architecture Flow in Platform Architect
- Physical Architecture Flow in 3DIC-Compiler

Early Performance and Power Analysis for Architecture Exploration

Architecture
Performance
and Power



- **Goal:** design the right product, de-risk architecture, translate product requirements into implementation specification
- **Use cases:** KPI-driven power/performance analysis, HW/SW partitioning, bus/memory optimization, cache sizing
- **Flow:**



3DIC Compiler Solution Overview

Feasibility

Physical Architecture exploration

Scalability

10s of dies, Billions of connections

Automation

Auto D2D routing

Optimality

Multi-die PPA, Integrated ECO

Verifiability

System / Signoff Analysis

Testability

Multi-die DFT

3DIC Compiler

Physical Architecture Pathfinding

2D/3D
Abstraction

Visualization,
Prototyping

Fast Early Analysis
and What-if

Design Creation

Partition
Floorplanning

Bump/Connectivity
Planning

In-design
Co-analysis

Design Implementation

D2D Routing
(HBM...)

Multi-die DFT
(IEEE 1838)

In-design
Co-analysis

Signoff Analysis

Multi-die STA,
Power, Extraction

Multi-physics EMIR
Thermal, SI/PI

DRC/LVS
Signoff

Integrated Exploration-to-Signoff Platform


Platform Architect - 3DIC-Compiler Flow

Flow Overview

PoC Example Overview


Functional & Physical Architecture Co-Optimization

Physical-aware architecture analysis and optimization of multi-die systems



Demonstration of PA-to-3DICC Flow

Synopsys Confidential Information



Example Platform Proposal

- HBM3
 - PA: TLM model of Synopsys HBM3 controller, power data
 - 3DICC: bump maps, area data
- UCle
 - PA: generic TLM model, power data
 - 3DICC: bump maps, area data
- AI die, based on Synopsys VPU/NPX
 - PA: Arc VPX5 and NPX6 workload model, power data
 - 3DICC: area data
- NoC/LLC die, based on Arteris FlexNoC
 - PA: TLM Performance Models, power data
 - 3DICC: area data
- CPU die, based on Arm CPU and CMN700
 - PA: Generic VPU Performance Models, power data
 - 3DICC: area data

Project Tasks

- Platform Architect
 - Create power and performance model of multi-die system: Workload model, hardware model, partitioning and mapping
- 3DIC-Compiler
 - Create physical model of multi-die system, capture floorplan per die
 - Thermal analysis based on power consumption per IP
- IP providers (Synopsys, Arm, Arteris)
 - Provide PPA characterization
 - Bump-maps for HBM3 and UCle
- Storyline
 - Early data and constraint exchange between different domains results in a better overall architecture



Functional Architecture Flow in Platform Architect

Multi-die Functional Architecture Model Creation
Performance and Power Analysis

PoC Demonstrator – PA Views

TLM Model Creation (SystemC + UPF3.0)

- Start with abstract Spec Flow system model
 - Defines chiplet & D2D performance architecture
 - UCle/BoW/XSR...
 - Configuration (#packages/slices, transfer rate, ...)
 - Memory / HBM3 configuration
 - Structural Workload,
Executable Spec for all Chiplet Teams
- Detailed Version of Compute Chiplet (close to Arm CSS)
 - DSU Array, CMN700 like NoC structure
 - DSU Architecture (Caches, Complexes, ...)
 - DSU Complex Models (with shared logic / Floating Point units, UPF3.0 power models, physical property annotation, ...)





PoC Demonstrator – PA Spec Flow View

TLM Model Creation (SystemC + UPF3.0)


- Abstract Spec Flow system model

	HW	C_D2D	A_D2D
Description		enabled	enabled
physical/interposer/dimension	35500 25500	mode	mode
physical/die0/id	ComputeChiplet	type_d2d	ucie_advanced
physical/die0/dimension	17000 13000	cnt_package_lanes	64
physical/die0/tech_node	5nm	cnt_ucie_packages	2
physical/die1/id	AiChiplet	spec/giga_trfs	8
physical/die1/dimension	17000 12000	spec/latency_target_ns	2
physical/die1/tech_node	7nm	...mediate/cnt_data_lanes	128
physical/die2/id	CentralChiplet	total_bandwidth_GBps	128
physical/die2/dimension	9000 25000	raw_capacity	16
physical/die2/tech_node	7nm	simulation/cnt_data_lanes	128
physical/die3/id	Hbm3Chiplet	simulation/giga_trfs	8
physical/die3/dimension	9000 25000	...ulation/latency_target_ns	2
physical/die3/tech_node	5nm	read_capacity	16
ClkFreqGHz	2	write_capacity	16
		physical/die0/id	ComputeChiplet
		physical/die1/id	CentralChiplet
		BUSWIDTH	512

- HBM3 D2D connection specified through IP specific micro-bump maps – data from Synopsys DW IP team




- Compute Die dimensions: 17000x13000
- 64 Neoverse N2 Cores. Dimensions: 1100x1100
- 32 FP Units, each shared by 2 N2 cores. Dimensions: 200x200
- Layout of 1 pair of Neoverse N2 cores + FP Unit is always the same (DSU Complex)



- Caches, GIC, IO Macro, interconnects are not included (not important for PoC story)

Compute Die Area Data


Rough Floorplan for Neoverse Cores + FP Unit



Performance Architecture Proposal

Device selection, disaggregation analysis, power data

► Input for Physical Architecture Work and Analysis



Physical Architecture Flow in 3DIC-Compiler

3D Physical Architecture Model Creation
Power and Thermal Analysis

Physical Design Implementation in 3DIC Compiler (high level)

Design Info from Platform Architect

- PPA per IP
 - Connection Distance
-
- IP selection, configuration, connectivity
 - Die-to-die configuration
 - Power per IP



Physical Design in 3DIC Compiler

Physical architecture view

- 3D Floorplan
- Physical interfaces
- Technologies
- Packaging
- Power, Timing, Area
- Thermal analysis
- Power Delivery Network
- EM/IR analysis

Physical Design Implementation in 3DIC Compiler (cont'd)


Design data from Platform Architect

Physical design in 3DIC Compiler

	HW
Description	
physical/interposer/dimension	35500 25500
physical/die0/id	ComputeChiplet
physical/die0/dimension	17000 13000
physical/die0/tech_node	5nm
physical/die1/id	AIChiplet
physical/die1/dimension	17000 12000
physical/die1/tech_node	7nm
physical/die2/id	CentralChiplet
physical/die2/dimension	9000 25000
physical/die2/tech_node	7nm
physical/die3/id	Hbm3Chiplet
physical/die3/dimension	9000 25000
physical/die3/tech_node	5nm
ClkFreqGHz	2

- **Die dimensions**
- **Tech node**

1. Prototype Die Creation




Block dimensions (FP, compute cores, etc.)


2. Block Creation

Physical Design Implementation in 3DIC Compiler (cont'd)

***Design data from
Platform Architect +
Standard bump maps***






- *UCle Bump Maps*
- *HBM3 Bump Maps (XLS)*




- **Die placement**
- **Stack order**

Physical design in 3DIC Compiler




PoC Demonstrator Design Screenshots – 3D View



PoC Demonstrator Design Screenshots – 2D View

ComputeChiplet:


- 64 core + 32 FP units
- UCle interface to CentralChiplet



Compute Chiplet

AIChiplet:

UCle interface to CentralChiplet



AI Chiplet



Central Chiplet





HBM3 Chiplet

CentralChiplet:
HBM3 and UCle interfaces



Interposer:
Base die

HBM3Chiplet:
HBM3 interface to CentralChiplet


PoC Demonstrator Design Screenshots – UCle Interface



PoC Demonstrator Design Screenshots – HBM3 Interface



PoC Demonstrator Design Screenshots – Core + FPU Detail



Power Analysis in 3DIC Compiler

*Design data from
Platform Architect*

**Power
utilization per
block**




*Power Analysis in
3DIC Compiler*

**1. Apply Block Power
Values**




2. Create Power Map



Thermal Analysis in 3DIC Compiler

Thermal Parameters

- **Die Thickness**
- **PCB Layers**
- **Molding Layers**
- **Heatsink Layers**
- **Bump Size/Thickness**
- **Heat Transfer Coefficients**




Thermal Analysis in 3DIC Compiler

1. Apply Thermal Parameter Values




2. Analyze Thermal
3. Report Thermal
4. Create Thermal Maps




Using the Kelvin Thermal Engine

PoC Demonstrator – Thermal Setting




Boundary Condition	Top of Heatsink	Bottom of PCB
HTC ($\text{W}/(\text{m}^2.\text{C})$)	12,000H	5H



PoC Demonstrator – Power Map of ComputeChiplet

64 core + 32 FPU

Power histogram




PoC Demonstrator – Thermal Map of ComputeChiplet

64 core + 32 FPU

Thermal profile
settings

Thermal histogram




Compute Chiplet

Max Temp = 116°C

PoC Demonstrator – Thermal Map of ComputeChiptlet (cont'd)

FPU blocks



***FPU blocks
causing local
thermal
hotspots***


PoC Demonstrator – Different Power Scenarios

Scenario 1:
all FPU's: 0.5W




Constraint:
*total power of
Compute Chiplet
is fixed at 102.4W*

Scenario 2:
bot. right FPU's: 0.7W
center FPU's: 0.3W




PoC Demonstrator – Thermal Results

Scenario 1:
all FPUs: 0.5W



Scenario 2:
bot. right FPUs: 0.7W
center FPUs: 0.3W



Max Temp
Initial Run: 116.4C
(heatmap on Slide 30)




Max Temp
Scenario 1: 111.5C



Max Temp
Scenario 2: 106.6C

Translate Thermal Constraints into Architecture Requirements

Requirements and KPIs			
HW Workload Mapping Simulation Results Apps			
Requirements KPIs Markers			
Filter			
Req ID	Description	...	Condition
1 REQ_low_power_fpus	Constraint from thermal analysis in 3DICC: these FP units are in the hot section of the chiplet and must have a lower power consumption	0	Dsu8Complex1FP_UnitPower<0.3 && Dsu5Complex0FP_UnitPower<0.3 && Dsu9Complex0FP_UnitPower<0.3 && Dsu5Complex1FP_UnitPower<0.3 && Dsu9Complex1FP_UnitPower<0.3 && Dsu6Complex0FP_UnitPower<0.3 && Dsu10Complex0FP_UnitPower<0.3 && Dsu6Complex1FP_UnitPower<0.3 && Dsu10Complex1FP_UnitPower<0.3 && Dsu7Complex0FP_UnitPower<0.3 && Dsu11Complex0FP_UnitPower<0.3
2 REQ_avg_power_fpus	Constraint from thermal analysis in 3DICC: these FP units are in the avg temp chiplet section and can have an avg power consumption	0	Dsu0Complex0FP_UnitPower<0.5 && Dsu4Complex0FP_UnitPower<0.5 && Dsu8Complex0FP_UnitPower<0.5 && Dsu0Complex1FP_UnitPower<0.5 && Dsu4Complex1FP_UnitPower<0.5 && Dsu1Complex0FP_UnitPower<0.5 && Dsu1Complex1FP_UnitPower<0.5 && Dsu2Complex0FP_UnitPower<0.5 && Dsu2Complex1FP_UnitPower<0.5 && Dsu3Complex0FP_UnitPower<0.5
3 REQ_high_power_fpus	Constraint from thermal analysis in 3DICC: these FP units are in the cool section of the chiplet and can have a higher power consumption	0	Dsu12Complex0FP_UnitPower<0.7 && Dsu12Complex1FP_UnitPower<0.7 && Dsu13Complex0FP_UnitPower<0.7 && Dsu13Complex1FP_UnitPower<0.7 && Dsu14Complex0FP_UnitPower<0.7 && Dsu14Complex1FP_UnitPower<0.7 && Dsu15Complex0FP_UnitPower<0.7 && Dsu3Complex1FP_UnitPower<0.7 && Dsu7Complex1FP_UnitPower<0.7 && Dsu11Complex1FP_UnitPower<0.7 && Dsu15Complex1FP_UnitPower<0.7



► Task: Explore solutions and configurations that meet the requirements arising from thermal analysis.

Refine Architecture + Use KPI-Driven Exploration

Run different configurations / analyses + check for requirements automatically

Scenarios											
Global Settings											
Environment Variables											
Filter											
	Scenario Name	Sweep Name	Enable	Status	Req Status(%)	Req Missed	... not Covered	simtime_us	...equirements	..._operations	..._operations
1	run_equal_load_balance	Default	✓	SUCCESS	66	REQ_low_power_fpus		11.961		200	200
2	run_uHLLLL	Default	✓	SUCCESS	33	REQ_low_power_fpus,REQ_avg_power_fpus		12.214		350	350
3	load_balancing_0	load_balancing	✓	SUCCESS	100			11.899		220	90
4	load_balancing_1	load_balancing	✓	SUCCESS	100			12.033		220	90
5	load_balancing_2	load_balancing	✓	SUCCESS	66	REQ_high_power_fpus		12.429		220	90
6	load_balancing_3	load_balancing	✓	SUCCESS	66	REQ_low_power_fpus		11.935		220	100
7	load_balancing_4	load_balancing	✓	SUCCESS	66	REQ_low_power_fpus		12.176		220	100
8	load_balancing_5	load_balancing	✓	SUCCESS	33	REQ_low_power_fpus,REQ_high_power_fpus		12.446		220	100
9	load_balancing_6	load_balancing	✓	SUCCESS	66	REQ_low_power_fpus		11.931		220	110
10	load_balancing_7	load_balancing	✓	SUCCESS	66	REQ_low_power_fpus		12.171		220	110
11	load_balancing_8	load_balancing	✓	SUCCESS	33	REQ_low_power_fpus,REQ_high_power_fpus		12.408		220	110
12	load_balancing_9	load_balancing	✓	SUCCESS	66	REQ_avg_power_fpus		11.948		250	90
13	load_balancing_10	load_balancing	✓	SUCCESS	66	REQ_avg_power_fpus		12.081		250	90
14	load_balancing_11	load_balancing	✓	SUCCESS	66	REQ_high_power_fpus		12.395		250	90
15	load_balancing_12	load_balancing	✓	SUCCESS	33	REQ_low_power_fpus,REQ_avg_power_fpus		11.909		250	100
16	load_balancing_13	load_balancing	✓	SUCCESS	66	REQ_low_power_fpus		12.176		250	100
17	load_balancing_14	load_balancing	✓	SUCCESS	33	REQ_low_power_fpus,REQ_high_power_fpus		12.397		250	100
18	load_balancing_15	load_balancing	✓	SUCCESS	33	REQ_low_power_fpus,REQ_avg_power_fpus		11.952		250	110
19	load_balancing_16	load_balancing	✓	SUCCESS	33	REQ_low_power_fpus,REQ_avg_power_fpus		12.109		250	110
20	load_balancing_17	load_balancing	✓	SUCCESS	33	REQ_low_power_fpus,REQ_high_power_fpus		12.363		250	110
21	load_balancing_18	load_balancing	✓	SUCCESS	66	REQ_avg_power_fpus		11.980		280	90
22	load_balancing_19	load_balancing	✓	SUCCESS	66	REQ_avg_power_fpus		12.170		280	90
23	load_balancing_20	load_balancing	✓	SUCCESS	33	REQ_avg_power_fpus,REQ_high_power_fpus		12.426		280	90
24	load_balancing_21	load_balancing	✓	SUCCESS	33	REQ_low_power_fpus,REQ_avg_power_fpus		11.968		280	100
25	load_balancing_22	load_balancing	✓	SUCCESS	33	REQ_low_power_fpus,REQ_avg_power_fpus		12.177		280	100
26	load_balancing_23	load_balancing	✓	SUCCESS	0	REQ_low_power_fpus,REQ_avg_power_fpus,R...		12.443		280	100
27	load_balancing_24	load_balancing	✓	SUCCESS	33	REQ_low_power_fpus,REQ_avg_power_fpus		11.972		280	110

Different Scenarios / Configurations

% of Requirements Met

Run different configurations / analyses + check for requirements automatically



Summary

- Platform Architect Introduction
- 3DIC-Compiler Introduction
- Platform Architect - 3DIC-Compiler Flow and PoC Example Flow
 - Define Initial Architecture in Platform Architect
 - Device selection, configuration, performance and power analysis to meet performance requirements
 - 3DIC Compiler takes Platform Architect spec and data as input
 - Physical analysis such as thermal can be performed in 3DIC Compiler early in design flow
 - Issues seen by 3DIC Compiler can serve as constraints / requirements for performance architecture
 - Avoids late surprises and minimizes project risk and cost

SYNOPSYS®