




半導体・バイオ融合集積化
技術の構築プロジェクト

三次元DRAMセルの開発

Development of Three-Dimensional DRAM Cell


奥山清¹⁾、角南英夫¹⁾、大湯静憲²⁾

¹⁾広島大学ナノデバイス・バイオ融合科学研究所〒739-8527 東広島市鏡山1-4-2

²⁾エルピーダメモリ株式会社〒739-0198 東広島市吉川工業団地7-10

E-mail : kokuyama@hiroshima-u.ac.jp Tel : 082-424-6265 Fax : 082-424-3499


Introduction



Cell array arrangement


Appropriate cell-array design for scaled DRAM?

In this work, cross-point array has been adopted in the viewpoint of memory-cell-area scaling.



Memory-cell structure

Memory-cell structure to realize $4F^2$ cell area?




Candidates for $4F^2$ memory cell structure.


A vertical stack of capacitor and vertical channel transistor is adopted.

Experimental

In this work, a pillar-shaped vertical transistor for future DRAM cell has been fabricated and characterized.



Device characteristics



Summary

In this work, a pillar-shaped vertical transistor for future DRAM cell has been fabricated and characterized.

- Device fabrication
 - Vertical device structure is successfully formed by process optimization
- Device characteristics
 - Normal operation of a vertical MOSFET with Si pillar of 150 nm in diameter is observed.
 - Threshold-voltage lowering of devices when the drain voltage changes 0.5 to 1.5 V is observed.

Future work:

Control of impurity distribution in Si-pillar for device characteristics control.

