JEDEC STANDARD

High Bandwidth Memory DRAM (HBM3)

JESD238

JANUARY 2022

JEDEC SOLID STATE TECHNOLOGY ASSOCIATION



NOTICE

JEDEC standards and publications contain material that has been prepared, reviewed, and approved through the JEDEC Board of Directors level and subsequently reviewed and approved by the JEDEC legal counsel.

JEDEC standards and publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for use by those other than JEDEC members, whether the standard is to be used either domestically or internationally.

JEDEC standards and publications are adopted without regard to whether or not their adoption may involve patents or articles, materials, or processes. By such action JEDEC does not assume any liability to any patent owner, nor does it assume any obligation whatever to parties adopting the JEDEC standards or publications.

The information included in JEDEC standards and publications represents a sound approach to product specification and application, principally from the solid state device manufacturer viewpoint. Within the JEDEC organization there are procedures whereby a JEDEC standard or publication may be further processed and ultimately become an ANSI standard.

No claims to be in conformance with this standard may be made unless all requirements stated in the standard are met.


Inquiries, comments, and suggestions relative to the content of this JEDEC standard or publication should be addressed to JEDEC at the address below, or refer to www.jedec.org under Standards and Documents for alternative contact information.

Published by
©JEDEC Solid State Technology Association 2022
3103 North 10th Street
Suite 240 South
Arlington, VA 22201-2108

JEDEC retains the copyright on this material. By downloading this file the individual agrees not to charge for or resell the resulting material.

PRICE: Contact JEDEC

Printed in the U.S.A. All rights reserved



miel

HIGH BANDWIDTH MEMORY DRAM (HBM3)

Contents

| 1 | Scope | 1 |
|---------|---|----|
| 2 | Features | |
| 3 | Organization | |
| 3.1 | Channel Definition. | |
| 3.1.1 | Summary of Per-Channel Signals | |
| 3.1.2 | Pseudo Channel | |
| 3.1.3 | Dual Command Interfaces. | |
| 3.2 | Channel Addressing | |
| 3.2.1 | Bank Groups | |
| 3.3 | Simplified State Diagram | |
| 4 | Initialization | |
| 4.1 | HBM3 Power-up and Initialization Sequence | |
| 4.2 | Controlled Power-off Sequence | |
| 4.3 | Initialization Sequence with Stable Power | |
| 4.4 | Initialization Sequence For Use Of IEEE 1500 Instruction Including Lane Repairs | |
| | Disable | |
| 5 | Mode Registers | |
| 6 | Operation | |
| 6.1 | HBM3 Clocking Overview | |
| 6.1.1 | WDQS-to-CK Alignment Training | |
| 6.2 | HBM3 Data Bus Inversion (DBIac) | |
| 6.2.1 | Data Bus Inversion (DBIac) | |
| 6.2.1.1 | Internal DBIac State with Read | |
| 6.3 | Commands | |
| 6.3.1 | Command Truth Tables | |
| 6.3.2 | Row Commands | |
| 6.3.2.1 | Row No Operation (RNOP) Command | |
| 6.3.2.2 | ACTIVATE (ACT) Command | |
| 6.3.2.3 | PRECHARGE (PREpb) and PRECHARGE ALL (PREab) Commands | |
| 6.3.2.4 | Rounding Rules for Row Access Timings | |
| 6.3.2.5 | REFRESH Command (REFab) | |
| 6.3.2.6 | PER-BANK REFRESH Command (REFpb) | |
| 6.3.2.7 | Refresh Management (RFM) | |
| 6.3.2.8 | Adaptive Refresh Management (ARFM) | |
| 6.3.3 | Column Commands | |
| 6.3.3.1 | Column No Operation (CNOP) | |
| 6.3.3.2 | Read Command (RD, RDA) | |
| 6.3.3.3 | Write Command (WR, WRA) | |
| 6.3.3.4 | Mode Register Set (MRS) Command | |
| 6.3.4 | Power-Mode Commands | |
| 6.3.4.1 | Power-Down (PDE, PDX) | |
| 6.3.4.2 | Self Refresh (SRE, SRX) | |
| 6.4 | Parity | |
| 6.4.1 | Command/Address Parity | |
| 642 | Data Parity | 90 |

| 6.5 | Clock Fraguency Change Seguence | 02 |
|---------|--|-----|
| 6.6 | Clock Frequency Change Sequence | |
| 6.6.1 | Temperature Compensated Refresh Trip Points | |
| 6.6.2 | Catastrophic Temperature Sensor | |
| 6.7 | Interconnect Redundancy Remapping | |
| 6.7.1 | AWORD Remapping | |
| 6.7.1.1 | Row Command Bus – Remapping Table | |
| 6.7.1.2 | Column Command Bus – Remapping Table | |
| 6.7.1.3 | AWORD Remapping Examples | |
| 6.7.1.3 | DWORD Remapping Examples. | |
| 6.7.2.1 | DWORD Remapping Table | |
| 6.7.2.1 | DWORD Remapping Example | |
| 6.8 | HBM3 Loopback Test Modes | |
| 6.8.1 | HBM3 Polynomial Structure | |
| 6.8.1.1 | AWORD MISR Polynomial | |
| 6.8.1.2 | DWORD MISR Polynomial | |
| 6.8.2 | General Loopback Modes Features and Behavior | |
| 6.8.3 | AWORD and DWORD Write MISR Modes | |
| 6.8.3.1 | Test Method for AWORD (Write) MISR Mode | |
| 6.8.3.2 | Test Method for DWORD Write MISR Mode | |
| 6.8.4 | AWORD and DWORD Write Register Modes | |
| 6.8.4.1 | Test Method for AWORD (Write) Register Mode | |
| 6.8.4.2 | Test Method for DWORD Write Register Mode | |
| 6.8.5 | DWORD Read Register Mode | |
| 6.8.5.1 | Test Method for DWORD Read Register Mode | |
| 6.8.6 | DWORD LFSR Mode (Read direction) | |
| 6.8.6.1 | Test Method for DWORD LFSR Mode (Read direction) | |
| 6.8.7 | AWORD and DWORD Write LFSR Compare Modes | |
| 6.8.7.1 | Test method for AWORD (Write) LFSR Compare Mode | |
| 6.8.7.2 | Test Method for DWORD Write LFSR Compare mode | |
| 6.9 | On-die DRAM ECC | 114 |
| 6.9.1 | ECC Overview | |
| 6.9.2 | HBM3 On-die ECC Requirements | |
| 6.9.3 | DRAM Fault Isolation Requirements. | |
| 6.9.4 | Error Check and Scrub (ECS) | |
| 6.9.5 | On-die ECC Transparency Protocol | |
| 6.9.6 | ECC Engine Test Mode. | |
| 6.10 | WOSC | |
| 6.10.1 | WDQS Interval Oscillator | |
| 6.10.2 | tWDQS2DQ I Offset due to Temperature and Voltage Variation | |
| 6.11 | DCA and DCM | |
| 6.11.1 | Duty Cycle Adjuster (DCA) | |
| 6.11.2 | Duty Cycle Monitor (DCM) | |
| 6.12 | Self Repair | |
| 7 | Operating Conditions | |
| 7.1 | Absolute Maximum DC Rating | |
| 7.2 | Recommended DC Operating Condition | |

| 7.3 | Operating Temperature | |
|--------|--|-----|
| 8 | Electrical Characteristics and DQ/CA Rx | |
| 8.1 | Leakage Current | |
| 8.2 | Capacitance | |
| 8.3 | DQ Rx Voltage and Timing | 140 |
| 8.4 | AWORD Signaling | |
| 8.5 | CK and WDQS Input Signaling | 144 |
| 8.6 | Midstack Signaling | |
| 8.7 | Transmit Driver Currents | |
| 8.8 | Output Timing Reference Load | 146 |
| 8.9 | Output Voltage Level | 147 |
| 8.10 | Output Rise and Fall Time | 147 |
| 8.11 | Overshoot/Undershoot | 148 |
| 9 | IDD Specification | |
| 9.1 | IDD and IPP Specification Parameters and Test Conditions | 149 |
| 9.2 | IDD and IPP Specifications | 158 |
| 9.3 | IDD6 Specification | 158 |
| 10 | AC Timings | 159 |
| 11 | Package (Die) Specification | 166 |
| 11.1 | Signals | |
| 11.2 | MicroBump Positions | |
| 11.3 | HBM3 Stack Height | |
| 11.4 | HBM3 Bump Map | |
| 12 | HBM DRAM Assembly | |
| 13 | Test and Boundary Scan | |
| 13.1 | Direct Access (DA) Test Port | |
| 13.1.1 | DA Test Port Lockout | |
| 13.2 | IEEE Standard 1500 | |
| 13.2.1 | Interaction Between DA Test Port and IEEE1500 Test Access Port | |
| 13.2.2 | IEEE1500 Test Access Port I/O Signals | |
| 13.2.3 | IEEE1500 Test Access Port Functional Description | |
| 13.3 | Wrapper Data Register (WDR) Types | |
| 13.3.1 | Read Only (R) Wrapper Data Registers | |
| 13.3.2 | Write Only (W) Wrapper Data Registers | |
| 13.3.3 | Read and Write (R/W) Wrapper Data Registers | |
| 13.3.4 | WDR Reset State | |
| 13.4 | IEEE1500 Test Access Port Instruction Encodings | |
| 13.5 | Test Instructions | |
| 13.5.1 | BYPASS | |
| 13.5.2 | EXTEST_RX and EXTEST_TX | |
| 13.5.3 | HBM RESET | |
| 13.5.4 | MBIST | |
| 13.5.5 | SOFT REPAIR | |
| 13.5.6 | HARD REPAIR | |
| 13.5.7 | DWORD MISR | |
| 13.5.7 | AWORD MISR | |
| 13.5.9 | CHANNEL ID | |
| 13.3.7 | CHAINEL ID | |

| 13.5.10 AWORD_MISR_CONFIG | 223 |
|---|-----|
| 13.5.11 DEVICE_ID | 224 |
| 13.5.12 TEMPERATURE | |
| 13.5.13 MODE REGISTER DUMP SET | 229 |
| 13.5.14 READ LFSR COMPARE STICKY | 230 |
| 13.5.15 SOFT_LANE_REPAIR and HARD_LANE_REPAIR | |
| 13.5.16 CHANNEL DISABLE | |
| 13.5.17 CHANNEL TEMPERATURE | |
| 13.5.18 WOSC RUN and WOSC COUNT | |
| 13.5.19 ECS Error Log. | |
| 13.5.20 HS REP CAP | |
| 13.5.21 SELF REP and SELF REP RESULTS | |
| 13.6 Interaction with Mission Mode Operation | |
| 13.7 IEEE1500 Test Port AC Timing Parameters | |
| 13.8 Boundary Scan | |
| , T. 11 | |
| Tables | |
| Table 1 – Single Channel Signal Count | 3 |
| Table 2 – Global Signal Count | 3 |
| Table 3 – Array Access Timings Counted Individually Per Pseudo Channel | 4 |
| Table 4 – HBM3 Channel Addressing | 6 |
| Table 5 – Bank Group Assignments | |
| Table 6 – Command Sequence Affected by Bank Groups | |
| Table 7 – Initialization Timing Parameters | |
| Table 8 – Power Ramp Conditions | |
| Table 9 – Power Supply Conditions | |
| Table 10 – HBM3 Mode Register Overview | |
| Table 11 – Mode Register 0 (MR0) | |
| Table 12 – Mode Register 1 (MR1) | |
| Table 13 – Mode Register 2 (MR2) | |
| Table 14 – Mode Register 3 (MR3) | |
| Table 15 – Mode Register 4 (MR4) | |
| Table 16 – Mode Register 5 (MR5) | |
| Table 17 – Mode Register 6 (MR6) | |
| Table 18 – Mode Register 7 (MR7) | |
| Table 19 – DWORD MISR Read and Write Operations in Loopback Test Mode (MR7 OP0=1) | |
| Table 20 – Mode Register 8 (MR8) | |
| Table 21 – Mode Register 9 (MR9) | |
| Table 22 – Mode Register 10 (MR10) | |
| Table 23 – Mode Register 11 (MR11) | |
| Table 24 – Mode Register 12 (MR12) | |
| Table 25 – Mode Register 13 (MR13) | |
| Table 26 – Mode Register 14 (MR14) | |
| Table 27 – Mode Register 15 (MR15) | |
| Table 28 – Phase Detector and DERR Signal Behavior | |
| Table 29 – DRI(ac) Truth Table | 31 |
| 1400.77 = 1400.40.1 11000 1400E | 7.1 |

| Table 30 – Row Commands Truth Table | 35 |
|---|-----|
| Table 31 – Column Commands Truth Table | 36 |
| Table 32 – Options for issuing PREab and PREpb commands | 37 |
| Table 33 – Precharge and Auto Precharge Timings | |
| Table 34 – Refresh Counter Increments (Example for HBM3 Configurations with 16 Banks) | |
| Table 35 – Refresh and Per-Bank Refresh Command Scheduling Requirements | |
| Table 36 – Mode Register Definition for Adaptive RFM Levels | |
| Table 37 – RFM Commands Perceived by HBM3 DRAM | |
| Table 38 – Signal Groups for Read Data De-Skew | |
| Table 39 – Signal Groups for Write Data De-Skew | |
| Table 40 – Pin State Description in Power Down | |
| Table 41 – Pin State Description in Self Refresh | 86 |
| Table 42 – Command/Address Parity Function Table | |
| Table 43 – Data Parity Function Table | |
| Table 44 – Temperature Compensated Refresh Trip Points | |
| Table 45 – AWORD - Row Command Bus Remapping | |
| Table 46 – AWORD - Column Command Bus Remapping | |
| Table 47 – Original Lane Assignment - Channel a - AWORD Column Repair | 95 |
| Table 48 – Remapped Lane Assignment - Channel a - AWORD Column Repair | |
| Table 49 – Original Lane Assignment - Channel a - AWORD Row Repair | 96 |
| Table 50 – Remapped Lane Assignment - Channel a - AWORD Row Repair | |
| Table 51 – DWORD Remapping (1 Byte) | |
| Table 52 – Original DWORD Lane Assignment - Channel a – Byte [1:0] | 98 |
| Table 53 – Remapped DWORD Lane Assignment - Channel a – Byte [1:0] | |
| Table 54 – MISR Function Table | |
| Table 55 – ECS Modes | 116 |
| Table 56 – t _{ECSint} per Stack (ECS independent of SID) | 117 |
| Table 57 – Error Overwrite Priority Rules to Handle Multiple Error Logging | |
| Table 58 – Transparency Attributes and Their Access/Control Mechanism | |
| Table 59 – Severity Encodings on the SEV pins | |
| Table 60 – Severity Transmission on READ | 119 |
| Table 61 – ECC Engine Test Modes | 120 |
| Table 62 – Example of Error Vectors and Corresponding Severity | |
| Table 63 – WDQS Oscillator Matching Error Specification | 128 |
| Table 64 – DCA Maximum Offset and Step Size | |
| Table 65 – DCM Measurement Result | 131 |
| Table 66 – SELF REP Instruction vs Stack Height | 133 |
| Table 67 – SELF REPAIR Timings | |
| Table 68 – SELF_REP – Expected DRAM Behavior When Resources Shared | 135 |
| Table 69 – Absolute Maximum DC Ratings | |
| Table 70 – Recommended DC Operating Condition | |
| Table 71 – Operating Temperature | 138 |
| Table 72 – Input Leakage Current | 139 |
| Table 73 – Input/Output Capacitance | 139 |
| Table 74 – Input Receiver Voltage Level Specification | 141 |
| Table 75 – AWORD Receiver Voltage Level Specification | 144 |
| Table 76 – CK and WDQS Input Voltage Level Specification | 144 |

| Table 77 – Differential Input Level for WDQS t, WDQS c | 145 |
|---|-----|
| Table 78 – Differential Input Slew Rate Definition for WDQS t, WDQS c | |
| Table 79 – Midstack Parameter Specification | |
| Table 80 – Transmit Driver Current Specification | 146 |
| Table 81 – Output Voltage Level | |
| Table 82 - Overshoot/Undershoot Specification for AWORD and DWORD Signals | 148 |
| Table 83 – Basic IDD/IDDQ/IPP/IDDQL Measurement Conditions | |
| Table 84 – Example of Timings used for IDD Measurement-Loop Pattern | 152 |
| Table 85 – IDD0 Measurement-Loop Pattern | 153 |
| Table 86 – IDD4R Measurement-Loop Pattern | |
| Table 87 – IDD4W Measurement-Loop Pattern | 155 |
| Table 88 – IDD5P Measurement-Loop Pattern | |
| Table 89 – IDD7 Measurement-Loop Pattern | |
| Table 90 – IDD and IPP Specification Example | |
| Table 91 – IDD6 Specification | 158 |
| Table 92 – Timings Parameters (Part 1) | |
| Table 93 – Timings Parameters (Part 2) | |
| Table 94 – I/O Signal Description | |
| Table 95 – Geometric Parameters of the Staggered MicroBump Pattern | |
| Table 96 – HBM3 Stack Height | |
| Table 97 – Legend | |
| Table 98 – HBM3 Bump Map Footprint – Geographical Overview (not to scale) | |
| Table 99 – HBM3 Bump Map Footprint: Columns 1 to 36 | |
| Table 100 – HBM3 Bump Map Footprint: Columns 37 to 74 | |
| Table 101 – HBM3 Bump Map Footprint: Columns 75 to 90 | |
| Table 102 – HBM3 Bump Map Footprint: Columns 91 to 118 | |
| Table 103 – HBM3 Bump Map Footprint: Columns 119 to 148 | |
| Table 104 – Direct Access (DA) Pin Allocation | |
| Table 105 – Test Access Port Signal Status | 202 |
| Table 106 – IEEE1500 Test Port Signal List and Description | |
| Table 107 – WIR Channel Selection Definition | |
| Table 108 – Instruction Register Encodings | |
| Table 109 – BYPASS Wrapper Data Register | |
| Table 110 – Wrapper Boundary Register (WBR) | |
| Table 111 – HBM_RESET Wrapper Data Register | |
| Table 112 – RESET_n and HBM_RESET Truth Table | 215 |
| Table 113 – MBIST Wrapper Data Register | |
| Table 114 – SOFT_REPAIR Wrapper Data Register` | 217 |
| Table 115 – HARD_REPAIR Wrapper Data Register | |
| Table 116 – DWORD_MISR Wrapper Data Register | |
| Table 117 – AWORD_MISR Wrapper Data Register | |
| Table 118 – CHANNEL_ID Wrapper Data Register | 223 |
| Table 119 – AWORD_MISR_CONFIG Wrapper Data Register | 224 |
| Table 120 – DEVICE_ID Wrapper Data Register | |
| Table 121 – TEMPERATURE Wrapper Data Register | |
| Table 122 – MODE_REGISTER_DUMP_SET Wrapper Data Register | |
| Table 123 – READ_LFSR_COMPARE_STICKY Wrapper Data Register | 231 |

| Table 124 – LANE REPAIR Wrapper Data Register | .233 |
|---|------|
| Table 125 – CHANNEL DISABLE Wrapper Data Register | |
| Table 126 – CHANNEL_TEMPERATURE Wrapper Data Register | |
| Table 127 – WOSC RUN Wrapper Data Register | |
| Table 128 – WOSC COUNT Wrapper Data Register | |
| Table 129 – ECS Error Log Wrapper Data Register | |
| Table 130 – HS REP CAP Wrapper Data Register | |
| Table 131 – SELF REP Wrapper Data Register | |
| Table 132 – SELF_REP_RESULTS Wrapper Data Register | |
| Table 133 – IEEE 1500 Port Instruction Interactions | |
| Table 134 – IEEE1500 Test Port AC Timings | .246 |
| Figures | |
| Figure 1 – General Overview of a DRAM Die Stack with Channels | 2 |
| Figure 2 – Pseudo Channel Operation | 5 |
| Figure 3 – Simplified State Diagram | |
| Figure 4 – Power-up and Initialization | 11 |
| Figure 5 – HBM3 RESET and Initialization Sequence with Stable Power | |
| Figure 6 – Initialization Sequence with Lane Repair or Channel Disable | 14 |
| Figure 7 – Initialization Sequence with Channel Disable | 15 |
| Figure 8 – Aligned WDQS Internal Divider Example | |
| Figure 9 – Clocking and Interface Relationship Write to Read Timing | 27 |
| Figure 10 – High Level Block Diagram Example of Clocking Scheme | |
| Figure 11 – DERR Signal Behavior in WDQS-to-CK Alignment Training | 29 |
| Figure 12 – DBIac Algorithm | |
| Figure 13 – Example DBIac Logic for Write and Read | |
| Figure 14 – Internal DBIac State Reset for Write to Read | |
| Figure 15 – Bus Preconditioning and DBI States for Read | |
| Figure 16 – RNOP command | |
| Figure 17 – ACTIVATE Command | |
| Figure 18 – Bank and Row Activation Command Cycle | |
| Figure 19 – Multiple Bank Activations | |
| Figure 20 – PRECHARGE (PREpb) Command | |
| Figure 21 – PRECHARGE ALL (PREab) Command | |
| Figure 22 – REFRESH Command (REFab) | |
| Figure 23 – REFRESH Cycle | |
| Figure 24 – Postponing Refresh Commands (Example) | |
| Figure 25 – Per-Bank Refresh Command (REFpb) | |
| Figure 26 – Per-Bank Refresh Command Cycle | |
| Figure 27 – Sets of Per-Bank Refresh Commands | |
| Figure 28 - Refresh Management (RFMab) and Per-Bank Refresh Management (RFMpb) Commands | |
| Figure 29 – CNOP Command | |
| Figure 30 – READ Command | |
| Figure 31 – Clock to RDQS and Data Out Timings | |
| Figure 32 – Single Read Burst with BL=8 | 60 |

| Figure 33 – Seamless Read Bursts with BL=8 | 61 |
|--|-----|
| Figure 34 – Non-Seamless Read Bursts with t _{CCD} =3 and BL=8 | |
| Figure 35 – Non-Seamless Read Burst with t _{CCD} =4 and BL=8 | |
| Figure 36 – Read to Write | |
| Figure 37 – Read to Precharge | |
| Figure 38 – Write Command | |
| Figure 39 – Clock to WDQS and Data Input Timings | |
| Figure 40 – Single Write Burst with BL=8 | |
| Figure 41 – Seamless Write Bursts with BL=8 | 70 |
| Figure 42 – Non-Seamless Write Bursts | |
| Figure 43 – Write to Read | |
| Figure 44 – Write to Pre-charge | |
| Figure 45 – Mode Register Set Command (MRS) | |
| Figure 46 – Mode Register Set Timings | |
| Figure 47 – Power-Down Entry Command | |
| Figure 48 – Power-Down Entry and Exit | |
| Figure 49 – READ or READ with Auto Precharge to Power-Down Entry Timing | |
| Figure 50 – WRITE or WRITE with Auto Precharge to Power-Down Entry Timing | |
| Figure 51 – MODE REGISTER SET to Power-Down Entry Timing | |
| Figure 52 – ACTIVATE to Power-Down Entry Timing | |
| Figure 53 – REFRESH or PER-BANK REFRESH to Power-Down Entry Timing | |
| Figure 54 – PRECHARGE to Power-Down Entry Timing | |
| Figure 55 – Self-Refresh Entry Command | |
| Figure 56 – Self-Refresh Entry and Exit | |
| Figure 57 – Enabling and Disabling Command/Address Parity | |
| Figure 58 – Single Command/Address Parity Error | |
| Figure 59 – Separated Command/Address Parity Errors | |
| Figure 60 – Consecutive Command/Address Parity Errors | |
| Figure 61 – Write Parity Errors with PL = 2 | |
| Figure 62 – Write Parity Alignment | |
| Figure 63 – Read Parity Alignment | |
| Figure 64 – Example Signal Paths with Lane Repair | |
| Figure 65 – MISR Features Block Diagram of HBM3 | 100 |
| Figure $66 - \text{Example of 4 bit MISR-LFSR implementing } f(x) = X^4 + X^3 + 1 \dots$ | 101 |
| Figure 67 – AWORD MISR Modes Preamble Clock Filter Behavior | 106 |
| Figure 68 – DWORD Write MISR Modes Behavior | |
| Figure 69 – DWORD Read LFSR Modes Behavior | |
| Figure 70 – LFSR Compare Mode Block Diagram | |
| Figure 71 – On-die ECC Overview Diagram Example | |
| Figure 72 – ECS operation timing | |
| Figure 73 – ECS CEs Output Enable Timing for SEV Signaling | |
| Figure 74 – The Block Diagram of On-die ECC Engine and Path for ECC Engine Test Mode | |
| Figure 75 – Timing Diagram of ECC Engine Test Mode | |
| Figure 76 – Oscillator offset (WOSC _{offset(V)}) | |
| Figure 77 – Oscillator offset (WOSC _{offset(T)}) | |
| Figure 78 – Duty Cycle Adjuster Range | |
| Figure 79 – Relationship Between WDOS Waveform and DCA Code Change (Example) | |

| Figure 80 – Example Sequence for WDQS Duty Cycle Correction | 132 |
|---|---------|
| Figure 81 – Self Repair Flowchart | |
| Figure 82 – DQ receiver mask | |
| Figure 83 – Across Pin V _{REFD} Voltage Variation | |
| Figure 84 – DQ to WDQS Timings (t _{WDQS2DQ_I} , t _{DQ2DQtra_I} and t _{DQ2DQter_I}) at DRAM pins referenced fi | rom the |
| internal latch | 142 |
| Figure 85 – Read Data Timing Definitions of t _{DQ2DQtra_O} and t _{DQ2DQter_O} | |
| Figure 86 – CA Single Pulse Amplitude and Pulse Width | |
| Figure 87 – CK Single Pulse | |
| Figure 88 – Differential Input Slew Rate Definition for WDQS t, WDQS c | |
| Figure 89 – Timing Reference Load | 146 |
| Figure 90 – Output Rise and Fall Definition | 147 |
| Figure 91 – Overshoot, Undershoot Definition | |
| Figure 92 – Staggered MicroBump Pattern | |
| Figure 93 – MicroBump Pillar Diameter | |
| Figure 94 – DA Port Connection Diagram For Multiple HBM3 DRAM Devices | 201 |
| Figure 95 – IEEE Std. 1500 Logic Diagram | |
| Figure 96 – WIR Channel Select Logic Diagram | 203 |
| Figure 97 – IEEE1500 Port Operation | |
| Figure 98 – RESET n and HBM RESET Logic | |
| Figure 99 – Registers Associated with Lane Repair Instructions | |
| Figure 100 – Channel Disable Instruction | |
| Figure 101 – Example Channel Configuration 1 | 238 |
| Figure 102 – Example Channel Configuration 2 | |
| Figure 103 – IEEE1500 Port Input and Output Timings | |
| Figure 104 – IEEE1500 EXTEST RX and EXTEST TX Instruction Related Timings | |
| Figure 105 – IEEE1500 SOFT REPAIR and HARD REPAIR Instruction Related Timings | |
| Figure 106 – IEEE1500 Soft Lane Repair And Hard Lane Repair Instruction Related Timings | |
| Figure 107 – IEEE1500 DWORD MISR / AWORD MISR Instruction Related Timings | |
| Figure 108 – IEEE1500 CHANNEL ID Instruction Related Timings | |
| Figure 109 – IEEE1500 MODE REGISTER DUMP SET Instruction Related Timings | |

JEDEC Standard No. 238

This page left intentionally blank

HIGH BANDWIDTH MEMORY (HBM3) DRAM

(From JEDEC Board Ballot JCB-21-59, formulated under the cognizance of the JC-42.2 Subcommittee on DRAM Memories, item number 1837.98).

1 Scope

The HBM3 DRAM is tightly coupled to the host compute die with a distributed interface. The interface is divided into independent channels. Each channel is completely independent of one another. Channels are not necessarily synchronous to each other. The HBM3 DRAM uses a wide-interface architecture to achieve high-speed, low power operation. Each channel interface maintains a 64 bit data bus operating at double data rate (DDR).

2 Features

- 256 bit prefetch per memory read and write access
- BL = 8
- 64 DQ width + ECC/SEV pins support / channel
- Pseudo Channel (PC) mode operation; 32 DQ width for PC mode
- Differential clock inputs (CK t/CK c) for command/address
- Double data rate (DDR) command/address. Row Activate commands require one-and-a-half-cycle, all
 other row commands require a half-cycle except for PDE, SRE with one cycle. Column command
 require only one cycle
- Semi-independent row and column command interfaces allowing Activates/Precharges to be issued in parallel with Read/Writes
- Data referenced to unidirectional differential data strobes RDQS_t/RDQS_c and WDQS_t/WDQS_c. One strobe pair each per DWORD
- Up to 16 channels / device
- Channel density of 2 Gb to 32 Gb
- 16, 32, 48 or 64 banks per channel; varies by device density / channel
- Bank grouping supported
- 1 KB page size per pseudo channel (PC)
- DBIac support configurable via MRS
- Self refresh modes
- I/O voltage 1.1 V, Tx driver voltage 0.4 V
- DRAM core voltage 1.1 V, independent of I/O voltage
- Unterminated data/address/command/clock interfaces
- Unmatched data interfaces
- Temperature sensor with 2-bit encoded range output

3 Organization

The HBM3 DRAM is optimized for high-bandwidth operation to a stack of multiple DRAM devices across a number of independent interfaces called channels. It is anticipated that each DRAM stack will support up to 16 channels. Figure 1 shows an example stack containing 4 DRAM dies, each die supporting 4 channels. Each die contributes additional capacity and additional channels to the stack (up to a maximum of 16 channels per stack).

Each channel provides access to an independent set of DRAM banks. Requests from one channel may not access data attached to a different channel. Channels are independently clocked, and need not be synchronous.




Figure 1 — General Overview of a DRAM Die Stack with Channels

The DRAM vendor may choose to require an optional interface die that sits at the bottom of the stack and provides signal redistribution and other functions. The vendor may choose to implement many of the logic functions typically found on DRAM die on this logic die. This standard does not explicitly require nor prohibit such a solution.

The division of channels among the DRAM dies within a stack is left to the vendor. Figure 1, with the memory for four channels implemented on each die, is not a required organization. Organizations are permitted where the memory for a single channel is distributed among multiple dies; however, all accesses within a single channel must have the same latency for all accesses. Similarly, vendors may develop products where each memory die can flexibly support 1, 2, 4 or 8 channels – enabling 16-channel configurations with stacks of 4 to 16 dies while keeping all data for a given channel on one die.

Since each channel is independent, much of this standard will describe a single channel. Where signal names are involved, families of signals belonging to a given channel will have the suffix a, b, ..., p for channels a through p. If no suffix is present, the signal(s) being described are generic instances of the various per-channel signals.

3.1 Channel Definition

Each channel consists of an independent command and data interface. RESET_n, IEEE1500 test port and power supply signals are common to all channels. A channel provides access to a discrete pool of memory; no channel may access the memory storage for a different channel. Each channel interface provides an independent interface to a number of banks of DRAM of a defined page size. See Channel Addressing.

3.1.1 Summary of Per-Channel Signals

Table 1 outlines the signals required for each channel, and Table 2 adds global signals that are required once per HBM3 device.

Table 1 — Single Channel Signal Count

| Function | Number of | Notes |
|-------------------------|------------|---|
| | Microbumps | |
| Data | 64 | DQ[63:0] |
| Column command/ Address | 8 | C[7:0] |
| Row command/ Address | 10 | R[9:0] |
| DBI | 8 | 1 DBI per 8 DQs |
| ECC | 4 | 2 ECC per 32 DQs |
| SEV | 4 | 2 SEV per 32 DQs |
| DPAR | 2 | 1 PAR per 32 DQs |
| APAR | 1 | 1 PAR per AWORD |
| DERR | 2 | 1 DERR per 32 DQs |
| Strobe | 8 | 1 RDQS_t/RDQS_c, WDQS_t/WDQS_c per 32 DQs |
| Clock | 2 | CK_t/CK_c |
| AERR | 1 | AERR per AWORD |
| Redundant Data | 4 | RD[3:0] |
| Redundant Address | 1 | Redundant row/ column |
| RFU | 1 | 1 RFU per AWORD |
| Total | 120 | |

Table 2 — Global Signal Count

| Function | Number of | Description | Notes |
|---|------------|--|-------|
| | Microbumps | | |
| Reset | 2 | RESET_n | 1 |
| Temp | 2 | TEMP[1:0] | |
| WRCK | 2 | IEEE1500 Clock | 1 |
| WRST_n | 2 | IEEE1500 Reset | 1 |
| WSI | 2 | IEEE1500 Serial Input | 1 |
| SelectWIR | 2 | IEEE1500 Select WIR | 1 |
| CaptureWR | 2 | IEEE1500 Capture WR | 1 |
| ShiftWR | 2 | IEEE1500 Shift WR | 1 |
| UpdateWR | 2 | IEEE1500 Update WR | 1 |
| WSO | 32 | 2 IEEE1500 Serial Output Per Channels[a:p] | 1 |
| CATTRIP | 2 | Catastrophic Temperature Sensor | 1 |
| Total | 52 | | |
| NOTE 1 Duplicate microbumps for link redundancy | | | |

3.1.2 Pseudo Channel

Pseudo channel (PC) divides a channel into two individual sub-channels of 32 bit I/O each, providing 256 bit prefetch per memory read and write access for each pseudo channel.

Both pseudo channels operate semi-independent: they share the channel's row and column command bus as well as CK and R0 inputs, but decode and execute commands individually as illustrated in Figure 2. Address PC is used to direct commands to either to pseudo channel 0 (PC = 0) or pseudo channel 1 (PC = 1). Power-down and self refresh are common to both pseudo channels.

Array access timings as listed in the table below are applicable for each individual pseudo channel. For example, an ACTIVATE to PC0 can be followed by an ACTIVATE to PC1 as shown in Figure 2. However a subsequent ACTIVATE to PC0 can only be done after t_{RRD} (PC0). For commands that are common to both pseudo channels (PDE, PDX, SRE, SRX and MRS) it is required that the respective timing conditions are met by both pseudo channels when issuing that command. Both pseudo channels also share the channel's mode registers.

All I/O signals of DWORD0 are associated with pseudo channel 0, and all I/O signals of DWORD1 with pseudo channel 1.

Table 3 — Array Access Timings Counted Individually Per Pseudo Channel

| Array Timing Group | Notes |
|-----------------------|--|
| Row Access Timings | t_{RC} , t_{RAS} , t_{RCDRD} , t_{RCDWR} , t_{RRDL} , t_{RRDS} , t_{FAW} , t_{RTP} , t_{RP} , t_{WR} |
| Column Access Timings | t _{CCDL} , t _{CCDS} , t _{CCDR} , t _{WTRL} , t _{WTRS} , t _{RTW} |
| Refresh Timings | $t_{RFC}, t_{RFCPB}, t_{RREFD}, t_{REFIP}, t_{RTW}$ |

3.1.2 Pseudo Channel (cont'd)




Figure 2 — Pseudo Channel Operation

3.1.3 **Dual Command Interfaces**

To enable higher performance, HBM3 DRAMs exploit the increase in available signals in order to provide semi-independent row and column command interfaces for each channel. These interfaces increase command bandwidth and performance by allowing read and write commands to be issued simultaneously with other commands like activates and precharges. See Commands.

3.2 Channel Addressing

Table 4 — HBM3 Channel Addressing

| Density per Channel | 2 Gb | 4 Gb | 6 Gb | 8 Gb | | | Note |
|-----------------------------|-----------------------|-----------------------|-----------------------|----------|------------------|-----------|-------|
| Density per PC | 1 Gb | 2 Gb | 3 Gb | 4 Gb | | | 1,000 |
| Prefetch Size per PC (bits) | 256 | 256 | 256 | 256 | | | 1, 2 |
| Row Address | RA[12:0] | RA[13:0] | RA[14:0] ⁷ | RA[14:0] | | | , |
| Column Address | CA[4:0] | CA[4:0] | CA[4:0] | CA[4:0] | | | |
| Bank Address | BA[3:0] | BA[3:0] | BA[3:0] | BA[3:0] | | | |
| Page Size per PC | 1 KB | 1 KB | 1 KB | 1 KB | | | 3 |
| Refresh Period | 3.9 us | 3.9 us | 3.9 us | 3.9 us | | | |
| Density Code | 0000 | 0100 | 1000 | 1100 | | | 8 |
| Configuration ⁵ | 8 Gb | 8 Gb | 8 Gb | 16 Gb | 16 Gb | 16 Gb | Note |
| | 8High | 12High | 16High | 8High | 12High | 16High | |
| Density per Channel | 4 Gb | 6 Gb | 8 Gb | 8 Gb | 12 Gb | 16 Gb | |
| Density per PC | 2 Gb | 3 Gb | 4 Gb | 4 Gb | 6 Gb | 8 Gb | |
| Prefetch Size per PC (bits) | 256 | 256 | 256 | 256 | 256 | 256 | 1, 2 |
| Row Address | RA[12:0] | RA[12:0] | RA[12:0] | RA[13:0] | RA[13:0] | RA[13:0] | |
| Column Address | CA[4:0] | CA[4:0] | CA[4:0] | CA[4:0] | CA[4:0] | CA[4:0] | |
| Bank Address | SID, | $SID[1:0]^{8}$, | SID[1:0], | SID, | $SID[1:0]^{8}$, | SID[1:0], | 6 |
| | BA[3:0] | BA[3:0] | BA[3:0] | BA[3:0] | BA[3:0] | BA[3:0] | |
| Page Size per PC | 1 KB | 1 KB | 1 KB | 1 KB | 1 KB | 1 KB | 3 |
| Refresh Period | 3.9 us | 3.9 us | 3.9 us | 3.9 us | 3.9 us | 3.9 us | |
| Density Code | 0001 | 0010 | 0011 | 0101 | 0110 | 0111 | 8 |
| Configuration ⁵ | 24 Gb | 24 Gb | 24 Gb | 32 Gb | 32 Gb | 32 Gb | Note |
| | 8High | 12High | 16High | 8High | 12High | 16High | |
| Density per Channel | 12 Gb | 18 Gb | 24 Gb | 16 Gb | 24 Gb | 32 Gb | |
| Density per PC | 6 Gb | 9 Gb | 12 Gb | 8 Gb | 12 Gb | 16 Gb | 1.0 |
| Prefetch Size per PC (bits) | 256 | 256 | 256 | 256 | 256 | 256 | 1, 2 |
| Row Address | RA[14:0] ⁷ | RA[14:0] ⁷ | $RA[14:0]^7$ | RA[14:0] | RA[14:0] | RA[14:0] | |
| Column Address | CA[4:0] | CA[4:0] | CA[4:0] | CA[4:0] | CA[4:0] | CA[4:0] | |
| Bank Address | SID, | $SID[1:0]^8$, | SID[1:0], | SID, | $SID[1:0]^8$, | SID[1:0], | 6 |
| D G: DG | BA[3:0] | BA[3:0] | BA[3:0] | BA[3:0] | BA[3:0] | BA[3:0] | 2 |
| Page Size per PC | 1 KB | 1 KB | 1 KB | 1 KB | 1 KB | 1 KB | 3 |
| Refresh Period | 3.9 us | 3.9 us | 3.9 us | 3.9 us | 3.9 us | 3.9 us | |
| Density Code | 1001 | 1010 | 1011 | 1101 | 1110 | 1111 | 8 |

- NOTE 1 Prefetch size and page size reflect the effective addressing along with row and column commands. Both do not include the optional ECC bits as described in Section 3.1.
- NOTE 2 The burst order is fixed for Reads and Writes, and the HBM device does not assign column address bits to distinguish between the eight UI of a BL8 burst. A memory controller may internally assign such column address bits but those column address bits are not transmitted to the HBM device.
- NOTE 3 Page Size = 2^COLBITS * (Prefetch Size / 8); where COLBITS is the number of column address bits. Page size and prefetch size per pseudo channel in Pseudo Channel. MSB of RA is used to select half of open 2 KB page.
- NOTE 4 These configurations are optimized for HBM stacks using 8 or 12 or 16 DRAM dies. The stack height of all other configuration is vendor specific.
- NOTE 5 SID, SID1 act as bank address bits in command execution. Specific AC timing parameters or variations onselected timing parameters may be linked to SID. Table 29 and Table 30 and the vendor data sheets should be consulted for details.
- NOTE 6 RA[14:13] = 11 is invalid.
- NOTE 7 SID[1:0] = 11 is invalid.
- NOTE 8 The density code refers to the encoding of per-channel density in DEVICE_ID Wrapper Data Register, bits[27:24].

3.2.1 Bank Groups

The banks within a device are divided into 4 or 8 or 12 or 16 bank groups. The assignment of banks to bank groups is shown in Table 5.

Different timing parameters are specified depending on whether back-to-back accesses are within the same bank group or across bank groups at shown in Table 6.

Table 5 — Bank Group Assignments

| Banks | 16 Banks BA[3:0] | 32 Banks SID, BA[3:0] | 48 Banks SID[1:0], BA[3:0] | 64 Banks SID[1:0], BA[3:0] |
|----------|---------------------|--------------------------|-------------------------------|-------------------------------|
| 0 and 3 | Group A | Group A | Group A | Group A |
| 4 and 7 | Group B | Group B | Group B | Group B |
| 8 to 11 | Group C | Group C | Group C | Group C |
| 12 to 15 | Group D | Group D | Group D | Group D |
| 16 to 19 | N/A | Group E | Group E | Group E |
| 20 to 23 | | Group F | Group F | Group F |
| 24 to 27 | | Group G | Group G | Group G |
| 28 to 31 | | Group H | Group H | Group H |
| 32 to 35 | | N/A | Group I | Group I |
| 36 to 39 | | X C | Group J | Group J |
| 40 to 43 | | | Group K | Group K |
| 44 to 47 | | | Group L | Group L |
| 48 to 51 | | | N/A | Group M |
| 52 to 55 | | | | Group N |
| 56 to 59 | | | | Group O |
| 60 to 63 | | | | Group P |

Table 6 — Command Sequence Affected by Bank Groups

| Command Sequence | Corresponding Ac | Notes | |
|------------------------|--|------------------------------------|---|
| | Accesses To Different Bank Groups | Accesses Within Same Bank Group | |
| ACTIVATE to ACTIVATE | t_{RRDS} | $t_{ m RRDL}$ | |
| WRITE to WRITE | t_{CCDS} | t_{CCDL} | |
| READ to READ | t _{CCDS} or t _{CCDR} | t_{CCDL} | |
| Internal WRITE to READ | $t_{ m WTRS}$ | $t_{ m WTRL}$ | |
| READ to PRECHARGE | - | t_{RTP} | 1 |

NOTE 1 Parameters t_{RTP} applies only when READ and PRECHARGE go to the same bank.

NOTE 2 Parameters t_{CCDR} replaces parameter t_{CCDS} when consecutive READs go to banks with different stack IDs (SID).

3.3 Simplified State Diagram

The state diagram provides a simplified illustration of the allowed state transitions and the related commands to control them. The following operations are either not shown or not fully shown in the diagram:

- state transitions involving more than one bank;
- interactions from the use of IEEE1500 instructions to load mode registers or execute test functions;
- the immediate transition from any state to reset state by asserting RESET_n LOW or by loading the IEEE1500 instructions HBM RESET;
- the ECS and ECC Engine Test Mode operation;
- DCA and DCM;
- Loopback Test Mode;
- WDQS-to-CK Alignment Training

For a complete description of the device behavior, use the information provided in the state diagram along with the command truth tables and AC timing specifications.




Figure 3 — Simplified State Diagram

4 Initialization

To power-up and initialize the HBM3 device into functional operation the sequence in clause 4.1 must be followed. At any time after the power-up initialization, the HBM3 device may be reset using the sequence in clause. A limited set of IEEE 1500 port instructions may be used within the initialization sequences, as described in clause 4.3.

The interactions between HBM3 functional reset and the IEEE 1500 port reset are as follows (also see clause 13.2):

- Functional reset requires that the IEEE 1500 port also be reset.
- The IEEE 1500 port can be reset at any time without impacting normal operation.
- The IEEE 1500 port may be brought out of reset and a limited set of instructions may be used after a minimum time after RESET n has been deasserted. See clause 4.3.
- If not needed, the IEEE 1500 port may be left in reset (WRST n = LOW) during normal operation.

4.1 HBM3 Power-up and Initialization Sequence

HBM3 device must be powered up and initialized in a predefined manner. The following sequence and timing must be satisfied for HBM3 power up and initialization sequence. Also refer to Figure 4.

- 1. Apply power to the V_{DDC} , V_{DDQ} , V_{DDQL} and V_{PP} supplies following the requirements in the Power Ramp Conditions table. V_{PP} must ramp at the same time or earlier than V_{DDC} and V_{DDQ} . V_{DDC} and V_{DDQ} must ramp simultaneously under the same level. V_{DDC} and V_{DDQ} must ramp at the same time or earlier than V_{DDQL} . During power supply ramp time t_{INITO} , RESET_n, WRST_n and all other input signals may be in an undefined state (driven LOW or HIGH, or Hi-Z). After T_a in Figure 4 is reached, V_{DDC} and V_{DDQ} must be greater than V_{DDQL} -200 mV.
- 2. RESET_n and WRST_n must be driven LOW (below 0.2 × V_{DDQ}) before or at the same time when t_{INIT0} expires as shown in Figure 4 (time T_a). All other input signals may be in an undefined state (driven LOW or HIGH, or Hi-Z) at this point. RESET_n must be maintained LOW for a minimum of t_{INIT1} time with stable power. After t_{INIT6} time has elapsed, the HBM3 device drives RDQS_t and RDQS_c to LOW and HIGH static levels, respectively, and AERR, DERR and CATTRIP signals to LOW.
- 3. A time t_{INIT2} before RESET_n is pulled HIGH, CK_t and CK_c must be driven to static LOW and HIGH levels, respectively.
- 4. After RESET_n is driven HIGH, R[3:0] must be driven to PDE state (HIGH, LOW, HIGH, LOW) and C[2:0] must be driven to CNOP state (HIGH, HIGH, HIGH) for a t_{INIT7} time before CK clock is toggled. R[9:4] and C[7:3] are allowed to remain in an undefined state. The HBM3 device resets into the precharged power-down state. During t_{INIT3}, the HBM3 device will read and apply internal fuse configuration data and perform I/O driver impedance calibration. At the same time the WRST_n signal may be optionally driven HIGH to enable a subset of the IEEE 1500 instructions (see Initialization Sequence For Use Of IEEE 1500 Instruction Including Lane Repairs and IEEE Standard 1500 clauses). In that case, all other IEEE1500 inputs (WRCK, SelectWIR, ShiftWR, CaptureWR, UpdateWR, WSI) must be driven per IEEE1500 Port Input and Output Timings figure at time t_{WINIT2} before WRST_n is pulled HIGH(see IEEE1500 Test Port AC Timing Parameters). CATTRIP data must stay LOW from the end of t_{INIT6} to the end of t_{INIT3} and valid data must start after t_{INIT3}.

4.1 HBM3 Power-up and Initialization Sequence (cont'd)


- 5. While R[3:0] and C]2:0] remain driven to PDE state as defined in step 4, the CK clock shall be started and stable clocks shall be maintained for minimum of t_{INIT4} time before driving R[3:0] HIGH. Since R[0] of R[3:0] is a synchronous signal, the corresponding setup time to clock (t_{IS}) must be met. Also, RNOP and CNOP commands must be registered (with t_{IS} / t_{IH} satisfied). After R[3:0] are registered HIGH, a minimum t_{INIT5} time must be satisfied before issuing a first MRS command. At or before the time that R[3:0] are driven HIGH, WDQS_t and WDQS_c must be driven to LOW and HIGH static levels, respectively. A stable CK clock shall be maintained except when a channel is in power-down or self refresh state. See Power-Down and Self Refresh clauses for conditions about stopping and re-starting the CK clock.
- 6. Issue all MRS commands to configure the HBM3 device appropriately for the application setting.
- 7. The HBM3 device is now ready for normal operation.

Table 7 — **Initialization Timing Parameters**

| Symbol | Description | Min | Max | Unit |
|-----------------------|---|------|-----|------|
| | | | | |
| t _{INIT0} | Power supply ramp time | 0.01 | 200 | ms |
| t _{INIT1} | RESET_n signal LOW time at power-up (after stable power) | 200 | | us |
| t _{INIT2} | CK_c and CK_t must be driven to HIGH and LOW before RESET_n deassertion | 10 | | ns |
| t _{INIT3} | Precharged power-down state and WRST_n LOW time after RESET_n deassertion | 4 | | ms |
| t _{INIT4} | CK clock stable time before R[3:0] HIGH | 10 | | nCK |
| t _{INIT5} | Idle time before first MRS command | 200 | | ns |
| t _{INIT6} | RDQS_t, RDQS_c driven valid and AERR, DERR and CATTRIP driven LOW after RESET_n assertion | | 100 | ns |
| t _{PW_RESET} | RESET_n signal LOW time with stable power | 1 | | us |
| t _{INIT7} | R[3:0] and C[2:0] must be driven to PDE and CNOP before CK clock toggling | 2 | | nCK |

Table 8 — Power Ramp Conditions

| After | Application Condition |
|------------------|--|
| T ₀ | V_{PP} must be greater than $V_{\text{DDC}}, V_{\text{DDQ}}$ |
| | V_{DDC} and V_{DDQ} must be greater than $V_{DDQL}-200\ mV$ |
| NOTE 2 NOTE 3 | T_0 is the point when any power supply first reaches 300 mV Voltage ramp conditions in this table apply between T_0 and controlled power-off. T_a is the point at which all supply voltages are within their defined ranges. Power ramp duration $t_{\rm INIT0}$ ($T_a - T_0$) must not exceed 200 ms. |



4.1 HBM3 Power-up and Initialization Sequence (cont'd)

Figure 4 — Power-up and Initialization

4.2 Controlled Power-off Sequence

For a controlled power-off, the conditions in Table 9 must be met:

While powering off, all input levels must be between VSS and VDDQ or VDDQL during voltage ramp to avoid latch-up.

Table 9 — **Power Supply Conditions**

| Between | Application Condition | | | | |
|---|--|--|--|--|--|
| T_X and T_Z | V_{PP} must be greater than V_{DDC} , V_{DDQ} | | | | |
| | V_{DDC} and V_{DDQ} must be greater than $V_{DDQL} - 200 \text{ mV}$ | | | | |
| NOTE 1 T _x is the point where any power supply drops below the minimum value specified. NOTE 2 Tz is the point where all power supplies are below 300 mV. After Tz, the HBM3 device is powered off. | | | | | |

4.3 Initialization Sequence with Stable Power

Steps 1 and 2 must be satisfied to perform a functional reset when power is kept stable at the HBM3 DRAM. See Figure 5.

- 1. RESET_n must be driven LOW anytime when a functional reset is needed. All other input signals may be in an undefined state (driven LOW or HIGH, or Hi-Z) at this point except WRST_n and CATTRIP as shown in Figure 5. RESET_n must be maintained LOW for a minimum of t_{PW_RESET}. R[3:0] must be driven to PDE state (HIGH, LOW, HIGH, LOW) and C[2:0] must be driven to CNOP state (HIGH, HIGH) for a t_{INIT7} time before CK clock is toggled. R[9:4] and C[7:3] are allowed to remain in an undefined state. Alternately, the IEEE 1500 port HBM3_RESET instruction may be used to perform a re-initialization, with RESET_n continuing to be driven HIGH. Refer to HBM RESET clause.
- 2. Follow steps 3 to 6 as described in clause HBM3 Power-up and Initialization Sequence. Note that the CATTRIP output is sticky and not cleared by a functional reset.

A time t_{INIT2} before RESET_n is pulled HIGH, CK_t and CK_c must be driven to static LOW and HIGH levels, respectively. See step 3 of the HBM3 Power-up and Initialization Sequence.




Figure 5 — HBM3 RESET and Initialization Sequence with Stable Power

4.4 Initialization Sequence For Use Of IEEE 1500 Instruction Including Lane Repairs and Channel Disable

All IEEE 1500 port instructions are allowed after t_{INIT3} without completing the full initialization sequence.

NOTE 1 After EXTEST operations, another RESET n toggle may be required.

NOTE 2 R[9:0] and C[7:0] mean logical pin name because those pin's physical location will be changed after soft or hard lane repair.

Figure 6 illustrates usage of the EXTEST and SOFT_LANE_REPAIR instructions and Figure 7 the usage of the CHANNEL_DISABLE instruction within the initialization sequence. These sequence may be applied as part of the power-up or stable-power initialization sequence to check for and correct failed connections on the row and column command buses, which must be correctly driven to RNOP and CNOP as part of this initialization sequence. It may also be used to disable a channel before normal operation mode is entered. DWORD lane repairs are also allowed.

- 1. At time T_a, RESET n and WRST n must be driven LOW.
- 2. After a minimum time t_{INIT1} (if during an initial power-up sequence) or after t_{PW_RESET} (if during a stable power initialization sequence) RESET n shall be driven HIGH. t_{INIT2} must also be met.
- 3. After t_{INIT3}, WRST_n is driven HIGH. IEEE 1500 port instructions may now be used. (Note that the WRST_n low pulse width t_{WRSTL} is met since t_{WRSTL} is less than the t_{INIT1} or t_{PW_RESET}). Refer to IEEE1500 Test Port AC Timing Parameters for timing requirements for operating the IEEE 1500 port, including t_{SWRST}. At this point, a defective channel may be disabled; also, defective lane detection and soft lane repair may be executed. EXTEST operations may be applied to identify lanes needing repair. If soft lane repair is needed, SOFT_LANE_REPAIR and HARD_LANE_REPAIR operations can be applied after another RESET_n toggle, which is required after EXTEST instruction operation. An IEEE 1500 port BYPASS instruction should be applied to return all HBM3 signals to their normal functional mode after SOFT_LANE_REPAIR operations. Alternately, WRST_n may be driven LOW.
- 4. The initialization sequence may then continue per steps 4 to 6 of HBM3 Power-up and Initialization Sequence, as needed.


During the $t_{\rm INIT3}$ period before WRST_n is driven HIGH, the HBM3 device executes various internal configuration operations, including applying hard lane repairs based on previously fused data. Executing soft lane repair instructions after $t_{\rm INIT3}$ overwrites any previously programmed hard lane repair data. It is suggested that the hard lane repair data is read from the HBM3 device and merged in any new lane repairs before applying the new soft lane repair operations. Any applicable IEEE 1500 port instructions timings must be met before continuing to time point T_h , such as $t_{\rm SLREP}$ if a SOFT_LANE_REPAIR instruction has been applied.

The EXTEST instructions are not required before applying the soft lane repair(s). Previously determined needed lane repairs may be applied as part of each initialization event.

A time t_{INIT2} before RESET_n is pulled HIGH, CK_t and CK_c must be driven to static LOW and HIGH levels, respectively. See step 3 of the HBM3 Power-up and Initialization Sequence.

R[3:0] must be driven PDE state and C[2:0] must be driven CNOP state for a t_{INIT7} time.

4.4 Initialization Sequence For Use Of IEEE 1500 Instruction Including Lane Repairs and Channel Disable (cont'd)




NOTE 1 After EXTEST operations, another RESET_n toggle may be required.

NOTE 2 R[9:0] and C[7:0] mean logical pin name because those pin's physical location will be changed after soft or hard lane repair.

Figure 6 — Initialization Sequence with Lane Repair or Channel Disable

4.4 Initialization Sequence For Use Of IEEE 1500 Instruction Including Lane Repairs and Channel Disable (cont'd)



NOTE 1 A disabled channel will turn off all AWORD and DWORD input and output buffers including CK_t/CK_c and WDQS_t/WDQS_c inputs, thus allowing all external signals to float. The CK clock is allowed to be High-Z throughput this initialization sequence.

Figure 7 — Initialization Sequence with Channel Disable

5 Mode Registers

The Mode Registers define the specific mode of operation for the HBM3 DRAM. Sixteen 8-bit wide Mode Registers (MR0 to MR15) are defined as in Table 11 through Table 27. MR10 and MR12 are special mode register and reserved for vendor specific features. Mode Registers are common to both pseudo channels (PC0 and PC1). Reprogramming the Mode Registers does not alter the contents of the memory array.

Mode Registers are programmed via the MODE REGISTER SET (MRS) command and retain the stored information until they are reprogrammed, chip reset, or until the device loses power. Mode Register can also be programmed via the IEEE1500 instruction MODE_REGISTER_DUMP_SET; this instruction can also be used to retrieve the Mode Register content.

Mode Registers must be loaded when all banks are idle and the time t_{RDMRS} from a preceding READ command has elapsed. The controller must wait the specified time t_{MOD} before initiating any subsequent operations. Violating either of these requirements will result in unspecified operation.

No default states are defined for Mode Registers except when otherwise noted. Users therefore must fully initialize all Mode Registers to the desired values upon power-up or after a subsequent chip reset.

When an entire Mode Register is marked as RFU ("Reserved for future use"), then it is considered as not supported by the HBM3 DRAM, and its content is Don't Care. Reserved states should not be used, as unknown operation or incompatibility with future versions may result. RFU bits in these registers must be programmed to 0.

Table 10 — HBM3 Mode Register Overview

| | | | <u> 10 — H</u> | | | <u>er Overview</u> | 7 | | |
|--------------------|----------------------|---|---|--|---|---|---|--------------------------------------|----------------------|
| Mode I | Register | OP7 | OP6 | OP5 | OP4 | OP3 | OP2 | OP1 | OP0 |
| | MA[4:0] ¹ | | | | | | | | |
| MR0 (Table 11) | 00000 | Test Mode (TM) | CA Parity (CAPAR) | Write Parity (WPAR) | Read Parity (RPAR) | RFU | TCSR | Write DBI (WDBI) | Read DBI (RDBI) |
| MR1 (Table 12) | 00001 | Pari | ty Latency (F | PL) | | Writ | e Latency (V | WL) | |
| MR2 (Table 13) | 00010 | | | | Read Late | ency (RL) | | | |
| MR3 (Table 14) | 00011 | | | Write Red | covery for A | Auto Pre-chargo | e (WR) | | |
| MR4 (Table 15) | 00100 | | | Ac | tivate to Pro | echarge (RAS) | | | |
| MR5 (Table 16) | 00101 | | RF | U | | Rea | d to Auto Pr | recharge (RT | (P) |
| MR6 (Table 17) | 00110 | RF | ľU | Pullı | ıp Driver St | rength | Pulldo | own Driver S | Strength |
| MR7 (Table 18) | 00111 | CATTRIP | RFU | DWC | DWORD MISR Control | | RFU | DWOR D Read Mux Control | DWORD Loopback |
| MR8 (Table 20) | 01000 | RF | Ù | RFM I (RFI | | WDQS- to-CK Training (WDQS2CK) | ECS error log auto reset (ECSLOG) | Duty Cycle Monitor (DCM) | DA Port Lockout |
| MR9 (Table 21) | 01001 | ECS error Type and Address Reset (ECSRES) | ECS Multi-bit Error Correction (ECSCEM) | Auto ECS during Self Refresh (ECSSRF) | Auto ECS via REFab (ECSREF) | Error Vector Pattern (ECCVEC) | Error Vector Input Mode (ECCTM) | Severity Report- ing (SEVR) | Meta Data (MD) |
| MR10 (Table 22) | 01010 | | | Reserve | d for Vendo | or Specific Fea | tures | | |
| MR11 (Table 23) | 01011 | DC | CA code for V | VDQS1 (PC1 |) | DC | A code for V | WDQS0 (PC | (0) |
| MR12 (Table 24) | 01100 | | Reserved for Vendor Specific Features | | | | | | |
| MR13 (Table 25) | 01101 | | | | RI | FU | | | |
| MR14 (Table 26) | 01110 | RFU | F | Reference Vo | ltage for AV | WORD inputs (| (VREFCA) | | RFU |
| MR15 (Table 27) | 01111 | RFU | | Reference Vo | oltage for D | WORD inputs | (VREFD) | | RFU |
| NOTE 1 N | //A4 is a valid | mode register | address bit th | nat must be se | et to 0 for th | e mode registe | rs defined ir | this table. | |

Table 11 — Mode Register 0 (MR0)

| Field | Bits | Description | Notes |
|--|------|---|-------|
| Test Mode (TM) | OP7 | 0 – Normal Operation (Default) 1 – Test Mode (Vendor specific): only to be used by the DRAM manufacturer. No functional operation is specified with test mode enabled. | |
| Command Address Parity (CAPAR) | OP6 | 0 – Disabled (Default) 1 – Enabled | 1 |
| Write Parity (WPAR) | OP5 | 0 – Disabled 1 – Enabled | 2 |
| Read Parity (RPAR) | OP4 | 0 – Disabled 1 – Enabled | 2 |
| RFU | OP3 | 0 | |
| Temperature Compensated Self Refresh (TCSR) | OP2 | 0 – Disabled 1 – Enabled (Default) | |
| Write DBI (WDBI) | OP1 | 0 – Disabled 1 – Enabled | 3 |
| Read DBI (RDBI) | OP0 | 0 – Disabled 1 – Enabled | 3 |

NOTE 1 Refer to the Command/Address Parity clause for details regarding CA Parity.

NOTE 2 Refer to the Data Parity clause for details regarding Write Parity and Read Parity.

NOTE 3 Refer to the Data Bus Inversion (DBIac) clause for details regarding WDBI and RDBI.

Table 12 — Mode Register 1 (MR1)

| Field | Bits | Description | Notes |
|---------------------|---------|--|-------|
| Parity Latency (PL) | OP[7:5] | 000 – 0 nCK 001 – 1 nCK 010 – 2 nCK 011 – 3 nCK All others – Reserved | 1, 2 |
| Write Latency (WL) | OP[4:0] | 00100 – 4 nCK 00101 – 5 nCK 00110 – 6 nCK 01111 – 15 nCK 10000 – 16 nCK All Others - Reserved | 1, 3 |

NOTE 1 All PL and WL values are optional, however the supported min-to-max ranges must be contiguous.

NOTE 2 Refer to the Data Parity clause for details regarding Parity Latency (PL) definition and use with write and read operations.

NOTE 3 Refer to the WRITE command clause for details regarding the Write Latency (WL) definitions and use.

Table 13 — Mode Register 2 (MR2)

| Field | Bits | Description | Notes |
|-------------------|---------|---|-------|
| Read Latency (RL) | OP[7:0] | 00000100 - 4 nCK 00000101 - 5 nCK 00000110 - 6 nCK 00111110 - 62 nCK 00111111 - 63 nCK All others - Reserved | 1, 2 |

NOTE 1 All RL values are optional, however the supported min-to-max ranges must be contiguous.

NOTE 2 Refer to the READ command clause for details regarding the Read Latency (RL) definitions and use.

Table 14 — Mode Register 3 (MR3)

| Field | Bits | Description | Notes |
|--|---------|---|-------|
| Write Recovery to Auto Precharge (WR) | OP[7:0] | 00000100 - 4 nCK 00000101 - 5 nCK 00000110 - 6 nCK 00111110 - 62 nCK 00111111 - 63 nCK All others - Reserved | 1, 2 |

NOTE 1 All WR values are optional, however the supported min-to-max range must be contiguous.

NOTE 2 WR must be programmed with a value greater than or equal to RU{t_{WR}/t_{CK}}, where RU stands for round up, t_{WR} is the analog value from the vendor datasheet and t_{CK} is the operating clock cycle time. If an HBM3 DRAM does not support the mode register definition of t_{WR} in clock cycles, the WR mode register settings will be ignored.

Table 15 — Mode Register 4 (MR4)

| Tubic It Sister I (MILL) | | | | | | |
|-----------------------------|---------|---|-------|--|--|--|
| Field | Bits | Description | Notes | | | |
| Activate to Precharge (RAS) | OP[7:0] | 00000100 - 4 nCK 00000101 - 5 nCK 00000110 - 6 nCK 00111110 - 62 nCK 00111111 - 63 nCK All others - Reserved | 1, 2 | | | |

NOTE 1 All RAS values are optional, however the supported min-to-max range must be contiguous.

NOTE 2 RAS must be programmed with a value greater than or equal to $RU\{t_{RAS}/t_{CK}\}$, where RU stands for round up, t_{RAS} is the analog value from the vendor datasheet and t_{CK} is the operating clock cycle time. If an HBM3 DRAM does not support the mode register definition of t_{RAS} in clock cycles, the RAS mode register settings will be ignored.

Table 16 — Mode Register 5 (MR5)

| Field | Bits | Description | Notes |
|-------------------------------|---------|---|-------|
| RFU | OP[7:4] | 0000 | |
| Read to Auto Pre-charge (RTP) | OP[3:0] | 0010 – 2 nCK 0011 – 3 nCK 0100 – 4 nCK 1110 – 14 nCK 1111 – 15 nCK All others – Reserved | 1, 2 |

NOTE 1 All RTP values are optional, however the supported min-to-max range must be contiguous.

NOTE 2 RTP must be programmed with a value greater than or equal to $RU\{t_{RTP}/t_{CK}\}$, where RU stands for round up, t_{RTP} is the analog value from the vendor datasheet and t_{CK} is the operating clock cycle time. If an HBM3 DRAM does not support the mode register definition of t_{RTP} in clock cycles, the RTP mode register settings will be ignored.

Table 17 — Mode Register 6 (MR6)

| Field | Bits | Description | Notes |
|--|---------|--|-------|
| RFU | OP[7:6] | 00 | |
| Pullup Driver Strength | OP[5:3] | 000 – 8 mA 001 – 10 mA 010 – 12 mA (Default) 011 – 14 mA All others – Reserved | 1 |
| Pulldown Driver Strength | OP[2:0] | 000 – 8 mA 001 – 10 mA 010 – 12 mA (Default) 011 – 14 mA All others – Reserved | 1 |
| NOTE 1 Refer to the Transmit Driver Current table for the details. | | | |

Table 18 — Mode Register 7 (MR7)

| Field | Bits | Description | Notes |
|---------------------------|---------|---|-------|
| CATTRIP | OP7 | 0 – CATTRIP pin drives a LOW or HIGH depending on CATTRIP sensor output (Default) 1 – CATTRIP pin drives a static HIGH | |
| RFU | OP6 | 0 | |
| DWORD MISR Control | OP[5:3] | The bits are only evaluated if DWORD Loop-back is enabled in OP0 000 – Preset: the DWORD MISR is preset as described in the HBM3 Loopback Test Modes clause, and all DWORD LFSR_COMPARE_STICKY bits are reset to 0. 001 – LFSR mode (READ direction) 010 – Register mode (WRITE and READ directions): DWORD writes are captured directly into the MISR without compression. The MISR will contain the mos recent write data. 011 – MISR mode (WRITE direction) 100 – LFSR Compare mode (WRITE direction) All others - Reserved | |
| RFU | OP2 | 0 | |
| DWORD Read Mux Control | OP1 | The bit is only evaluated with READ commands and if DWORD Loopback is enabled in OP0 0 – Return data from DWORD MISR (see OP[5:3]) 1 – Return LFSR_COMPARE_STICKY bits (OP[5:3] is ignored) | |
| DWORD Loopback | OP0 | 0 – Disabled (Default) 1 – Enabled: all Writes and Reads will be to/from the MISR. Notes: a) does not require any row activation b) column addresses associated with WRITE and READ commands are ignored | |

NOTE 1 The CATTRIP pin can be asserted to "HIGH" from any of the channels [a:p] MR7 OP7 bit (logic OR).

NOTE 2 See HBM3 Loopback Test Modes for DWORD MISR mode features and use.

NOTE 3 Refer to Table 19 for details on DWORD MISR operation with WRITE and READ commands.

Table 19 — DWORD MISR Read and Write Operations in Loopback Test Mode (MR7 OP0=1)

| MR7 | MR7 | DWORD MIS | Comments | |
|-----|----------------------|---|---|---|
| OP1 | OP[5:3] | WRITE | READ | |
| 0 | 000 (Preset) | Write data are ignored | Read the Preset value (clock-like pattern) | Neither Writes nor Reads alter the MISR content |
| | 001 (LFSR) | Write data are ignored | Generate read data from LFSR | Writes do not alter the MISR content |
| | 010 (Register) | MISR stores the second half (UI 4 to 7) or all data (UI 0 to 7) of the most recent Write (see note 2) | Read the MISR content (UI 0 to 3 and repeated for UI 4 to 7, or all data (UI 0 to 7) of the most recent Write (see note 2)) | Reads do not alter the MISR content |
| | 011 (MISR) 100 | Write data are accumulated in the MISR Write data are compared | | |
| | (LFSR Compare) | against data generated by the LFSR | | |
| 1 | XXX | Write data are ignored | Read sticky error bits | Neither Writes nor Reads alter the MISR content |

NOTE 1 See Loopback Test Modes for DWORD MISR and LFSR features and use.

NOTE 2 Depending on implementation, the MISR either stores the second half (UI 4 to 7) or all data (UI 0 to 7) to the most recent Write, and subsequent Reads return either the second half (UI 4 to 7) or all data (UI 0 to 7) to that most recent Write. If a Read shall send identical data regardless of the actual implementation, users should send the same write data on UI 0 to 3 and UI 4 to 7 of the most recent write.

Table 20 — Mode Register 8 (MR8)

| Field | Bits | Description | Notes |
|-----------------------------------|---------|---|-------|
| RFU | OP[7:6] | 00 | |
| RFM Levels (RFML) | OP[5:4] | 00 – Default Level (RFM may be required or not) 01 – Level A (RFM is required) 10 – Level B (RFM is required) 11 – Level C (RFM is required) | 1 |
| WDQS-to-CK Training (WDQS2CK) | OP3 | 0 – Disabled (Default) 1 – Enabled | 2 |
| ECS error log auto reset (ECSLOG) | OP2 | 0 – Disabled (Default) 1 – Enabled | |
| Duty Cycle Monitor (DCM) | OP1 | 0 – Disabled (Default) 1 – Enabled | |
| DA Port Lockout | OP0 | 0 – Access to DA port is enabled (Default) 1 – Access to DA port is locked | |

NOTE 1 The support of Adaptive Refresh Management (ARFM) is optional for the DRAM vendor. HBM3 DRAMs not supporting (ARFM) will define these bits as RFU. RAAIMT, RAAMMT and RAADEC values for default RFM level and RFM levels A to C are set by DRAM vendor and can be read via the IEEE1500 DEVICE_ID WDR.

NOTE 2 Refer to the WDQS-to-CK Alignment Training clause for details.

NOTE 3 DA Port Lockout bit is defined for channels a and e only. The bit is RFU for all other channels. Once enabled, the bit can only be cleared by powering off the device. The IEEE1500 MODE_REGISTER_DUMP_SET instruction cannot be used to set or clear the bit, but allows reading the bit.

5 Mode Registers (cont'd)

Table 21 — Mode Register 9 (MR9)

| Field | Bits | Description | Notes | | |
|--|------|--|-------|--|--|
| ECS Error Type and Address Reset (ECSRES) | OP7 | 0 – Maintain the ECS error type and address log (Default) 1 – Reset the ECS error type and address log (self-clearing) | 1 | | |
| ECS multi-bit error correction (ECSCEM) | OP6 | O – Correction of multi-bit errors during ECS cycles is disabled 1 – Correction of multi-bit errors during ECS cycles is enabled | | | |
| Auto ECS during Self Refresh (ECSSRF) | OP5 | 0 – Auto ECS during self refresh mode is disabled (Default) 1 – Auto ECS during self refresh mode is Enabled | 2 | | |
| Auto ECS via REFab (ECSREF) | OP4 | 0 – Auto ECS via REFab command is disabled (Default) 1 – Auto ECS via REFab command is enabled | 2, 3 | | |
| Error Vector Pattern (ECCVEC) | OP3 | The bit is only evaluated when ECC Vector Input Mode is enabled in OP2 0 - Codeword 0 (CW0): Data '1' means error bit and data '0' means non-error bit 1 - Codeword 1 (CW1): Data '0' means error bit and data '1' means non-error bit | | | |
| Error Vector Input Mode (ECCTM) | OP2 | 0 – ECC Engine Test Mode is disabled (default) 1 – ECC Engine Test Mode is enabled | | | |
| Severity Reporting (SEVR) | OP1 | 0 – Error severity reporting is disabled and the SEV signals are High-Z 1 – Error severity reporting is enabled. The SEV signals drive error severity information during Reads and otherwise are High-Z. | 4 | | |
| Meta Data (MD) | OP0 | 0 – ECC signals are disabled. Read and write operations do not include meta data 1 – ECC signals are enabled. Read and write operations include meta data transmitted via ECC pins | | | |

NOTE 1 The bit is self-clearing meaning that it automatically returns back to 0 after the reset function has been issued.

NOTE 2 For ECS operation either ECSSRF or ECSREF (or both) must be enabled.

NOTE 3 When ECS during REFab is enabled, the host must issue REFab commands at an average rate of t_{ECSint}.

NOTE 4 Input data on SEV signals during write operations will be ignored regardless of the SEVR setting.

Table 22 — Mode Register 10 (MR10)

| Field Bits | | Description | Notes | | | | |
|--|---------|-----------------|-------|--|--|--|--|
| Vendor Specific | OP[7:0] | Vendor Specific | 1 | | | | |
| NOTE 1 MR10 is reserved for vendor specific features. Refer to the vendor's datasheet for details. | | | | | | | |

5 Mode Registers (cont'd)

Table 23 — Mode Register 11 (MR11)

| Field | Bits Description No | | Notes |
|-----------------------------|---------------------|--|-------|
| DCA code for WDQS1 (PC1) | OP[7:4] | 0000 – 0 steps (Default; no correction) 0001 – -1 step 0010 – -2 steps 0110 – -6 steps 0111 – -7 steps 1000 – Reserved 1001 – +1 step 1010 – +2 steps 1110 – +6 steps 1111 – +7 steps | 1, 2 |
| DCA code for WDQS0 (PC0) | OP[3:0] | 0000 – 0 steps (Default; no correction) 0001 – 1 step 0010 – 2 steps 0110 – -6 steps 0111 – -7 steps 1000 – Reserved 1001 – +1 step 1010 – +2 steps 1110 – +6 steps 1111 – +7 steps | 1, 2 |

NOTE 1 Values of 0001 to 0111 decrease the internal WDQS duty cycle, and values of 1001 to 1111 increase the internal WDQS duty cycle.

NOTE 2 The step size (in ps) is vendor specific and may be non-linear.

Table 24 — Mode Register 12 (MR12)

| Field | Bits | Description | Notes |
|--|---------|-------------|-------|
| Reserved for Vendor Specific Features | OP[7:0] | 00000000 | 1 |

NOTE 1 MR12 is reserved for vendor specific features. Refer to the vendor's datasheet for details.

Table 25 — Mode Register 13 (MR13)

| Field | Bits | Description | Notes |
|-------|---------|-------------|-------|
| RFU | OP[7:0] | 00000000 | |

5 Mode Registers (cont'd)

Table 26 — Mode Register 14 (MR14)

| Field | Bits | Description | Notes | | | |
|---|---------|---|-------|--|--|--|
| RFU | OP7 | 0 | | | | |
| Reference voltage for AWORD inputs (VREFCA) | OP[6:1] | $\begin{array}{c} 000000 - 0.18 \ x \ V_{DDQL} \\ 000001 - 0.19 \ x \ V_{DDQL} \\ \dots \\ 011111 - 0.49 \ x \ V_{DDQL} \\ 100000 - 0.50 \ x \ V_{DDQL} (Default) \\ 100001 - 0.51 \ x \ V_{DDQL} \\ \dots \\ 111110 - 0.80 \ x \ V_{DDQL} \\ 111111 - 0.81 \ x \ V_{DDQL} \end{array}$ | | | | |
| RFU | OP0 | 0 | | | | |
| NOTE 1 Refer to the DC and AC Operating Conditions clause for the AWORD input receiver voltage level specification. | | | | | | |

Table 27 — Mode Register 15 (MR15)

| Field | Bits | Description | Notes | | | | |
|---|---------|--|-------|--|--|--|--|
| RFU | OP7 | 0 | | | | | |
| Reference voltage for DWORD inputs (VREFD) | OP[6:1] | $\begin{array}{c} 000000 - 0.18 \ x \ V_{DDQL} \\ 000001 - 0.19 \ x \ V_{DDQL} \\ \dots \\ 011111 - 0.49 \ x \ V_{DDQL} \\ 100000 - 0.50 \ x \ V_{DDQL} \\ 100001 - 0.51 \ x \ V_{DDQL} \\ \dots \\ 111110 - 0.80 \ x \ V_{DDQL} \\ 111111 - 0.81 \ x \ V_{DDQL} \\ \end{array}$ | | | | | |
| RFU | OP0 | 0 | | | | | |
| NOTE 1 Refer to the DC and AC Operating Conditions clause for the DWORD input receiver voltage level specification. | | | | | | | |

6 Operation

6.1 HBM3 Clocking Overview

The HBM device captures commands and addresses on the row and column buses using a differential clock CK t/CK c. Both buses operate at double data rate (DDR).

The HBM device has uni-directional differential Write strobes (WDQS_t/WDQS_c) and Read strobes (RDQS_t/RDQS_c) per 32DQ(DWORD). The data bus operates at double data rate (DDR).

HBM3 utilizes two types of clock with different frequencies. The strobe frequency is twice the frequency of the command clock, requiring an HBM3 to have reset-type clock-divider in the WDQS clock tree (Figure 10). By dividing the WDQS, the operation speed of DRAM internal circuits in WDQS domain is reduced to half. The direction of the internal WDQS/2 transition may vary depending on vendor's choice. Command clock and WDQS are generated from the same PLL and RDQS clock is generated from WDQS. WDQS internal divider is initialized to be a pre-defined internal divider state after Self Refresh exit or Power-up or Power down exit sequence. The sum of preamble and postamble for both READ and WRITE operation is required to be an even number so that the internal divider's state, phase of internal WDQS/2, is maintained. Therefore, HBM3 WDQS does not require a specific sync operation before READ and WRITE operations. WDQS starts toggling before starting WRITE or READ operations for reducing ISI. During inactivity, WDQS/RDQS are required to be static (WDQS/RDQS_t is Low, WDQS/RDQS_c is High). When WRITE training for unmatched DQ/DQS path, DQ should be shifted to align phase to the point where CK and WDQS are in sync.

The following nomenclature is being used throughout this standard:

- a rising CK (or WDQS, RDQS) edge is defined as the crossing of the positive edge of CK_t (or WDQS t, RDQS t) and the negative edge of CK c (or WDQS c, RDQS c);
- a falling CK (or WDQS, RDQS) edge is defined as the crossing of the negative edge of CK_t (or WDQS t, RDQS t) and the positive edge of CK c (or WDQS c, RDQS c).





Figure 8 — Aligned WDQS Internal Divider Example

6.1 HBM3 Clocking Overview (cont'd)



NOTE 1 tWPRE1: Write preamble of WDQS, tWPST1: Write postamble of WDQS NOTE 2 tWPRE2: Read preamble of WDQS, tWPST2: Read postamble of WDQS NOTE 3 tRPRE: Read preamble of RDQS, tRPST: Read postamble of RDQS

Figure 9 — Clocking and Interface Relationship Write to Read Timing




Figure 10 — High Level Block Diagram Example of Clocking Scheme

6.1.1 WDQS-to-CK Alignment Training

WDQS-to-CK alignment training allows the host to observe the phase offset between the WDQS strobes in both PCs and the CK clock to aid in keeping the phase relationship within the limits given by the t_{DQSS} specification. The WDQS2CK bit in MR8 OP3 is associated with this training mode.

WDQS-to-CK alignment training is required to be performed at least once after device initialization if adherence to the t_{DQSS} timing cannot be guaranteed without performing this alignment training. WDQS-to-CK alignment training is not required if the t_{DQSS} timing is met. An effort to further narrow the WDQS-to-CK phase offset by using this training mode will not improve the stable device operation.

Steps 1 through 7 are required for WDQS-to-CK alignment training:

- Enter WDQS-to-CK alignment training mode by setting the WDQS2CK bit to 1 and wait t_{MOD}
 Commands allowed while in this mode are REFab, REFpb, RFMab, RFMpb, RNOP, CNOP and
 MRS to exit WDQS-to-CK alignment training. Internal current spikes generated by the use of
 REFab, REFpb, RFMab and RFMpb commands in this mode may negatively impact the training
 result. Controllers that cannot account for this impact should avoid use of REFab, REFpb, RFMab
 and RFMpb commands in this mode.
- 2. Enable both WDQS0 and WDQS1 strobes; keep both strobes constantly running in order to generate a valid read-out at both phase detectors with each CK clock cycle;
- 3. Slowly sweep the WDQS0 and WDQS1 phases with respect to the CK clock, and monitor both DERR0 and DERR1 signals for the phase detector's result as shown in Table 28 and Figure 11; each phase detector latches the 0° phase of the internally divided WDQS strobe (0° phase) with each rising CK clock edge and provides the result on the DERR0 signal for WDQS0 and the DERR1 signal for WDQS1 after twoos2PD;
- 4. After a minimum of 8 WDQS pulses have been received, the strobes may be halted at any time while WDQS-to-CK alignment training mode is enabled; the phase detector does not provide a valid readout in this case and it's result on the DERR signals should be ignored;
- 5. The ideal alignment is indicated by the phase detector output transitioning from "early" to "late" when the delay of the WDQS phase is continuously increased;
- 6. When the phase relationship between WDQS and CK meets the t_{DQSS} specification, stop both WDQS strobes; ensure that the number of WDQS pulses issued while in this training mode is an even number such that the internal WDQS state is back at its reset state once the training has finished. With that, no specific synchronization between CK and WDQS is required for correct write and read operation;
- 7. Exit WDQS-to-CK alignment training mode by setting the WDQS2CK bit to 0 and wait t_{MOD}.

Table 28 — Phase Detector and DERR Signal Behavior

| Tuble 20 Thus | e Detector and | DEITH Signal | Benavior |
|---|----------------|----------------|------------------------|
| Internal WDQS/2 (0° Phase) Sampled By CK | WDQS Phase | DERR0 DERR1 | Recommended Action |
| HIGH | Early | HIGH | Increase delay on WDQS |
| LOW | Late | LOW | Decrease delay on WDQS |

6.1.1 WDQS-to-CK Alignment Training (cont'd)




Figure 11 — DERR Signal Behavior in WDQS-to-CK Alignment Training

6.2 HBM3 Data Bus Inversion (DBIac)

6.2.1 Data Bus Inversion (DBIac)

HBM3 DRAMs supports a byte granular Data Bus Inversion (DBIac). The corresponding DBI signal is a DDR I/O and driven or sampled along with the DQs for read and write operations.

The word DBI refers to the internal state of the device unless explicitly noted as DBI signal. The DBIac function can be enabled or disabled independently for writes per MR0 OP1 (WDBI) and for reads per MR0 OP0 (RDBI).

The DBI input is a Don't care and the DBI input receivers are disabled when WDBI is disabled. The DBI output buffers are turned off when RDBI is disabled.




Figure 12 — DBIac Algorithm

Write operation: the HBM3 DRAM inverts write data received on the DQ inputs in case DBI is sampled HIGH, or leaves the write data non-inverted in case DBI is sampled LOW. Note that the ECC inputs are not affected by the DBIac function.

Read operation: the HBM3 DRAM counts the number of DQ signals that are transitioning from the previous state. Note that the ECC and SEV outputs are not affected by DBIac. See Internal DBIac States with Read for bus pre-conditioning. The HBM3 DRAM inverts read data and sets DBI HIGH when the number of transitioning data bits within a byte is greater than 4, or when the number of transitioning data bits within a byte equals 4 and DBI was HIGH; otherwise the HBM3 DRAM does not invert the read data and sets DBI LOW.

6.2.1 Data Bus Inversion (DBIac) (cont'd)

Table 29 — DBI(ac) Truth Table

| DQ Charge Count | Previous DBI State | New DBI State | New DQ State |
|-----------------|--------------------|---------------|--------------|
| 0 to 3 | X | LOW | Not inverted |
| 4 | LOW | | |
| | HIGH | HIGH | Inverted |
| 5 to 8 | X | | |




Figure 13 — Example DBIac Logic for Write and Read

6.2.1.1 Internal DBIac State with Read

The HBM3 DRAM resets the internal DBIac state to LOW whenever any of the following events occur:

- RESET n signal de-assertion;
- a MODE REGISTER SET (MRS) command is received;
- a write-to-read bus turnaround;
- Self Refresh exit

For all other events or commands, the internal DBIac state is not reset to LOW and the HBM3 DRAM will use its previous state for DBIac calculation.

First Read Command:

When a first READ command is registered after a DBI reset, the HBM3 DRAM preconditions the bus to LOW prior to read data regardless whether RDBI is enabled or disabled in the mode register, as shown in Figure 14 in case of a write-to-read bus turnaround. The internal state D7 corresponding to the last UI of the read burst is internally stored as a seed value for a subsequent read burst.

The DPAR signal is not included in the DBI calculation and not preconditioned to LOW; its initial state is undefined (LOW or HIGH).

6.2.1.1 Internal DBIac State with Read (cont'd)




Figure 14 — Internal DBIac State Reset for Write to Read

6.2.1.2 Internal DBIac State with Consecutive Read Commands (Seamless and non-seamless)

Once the Read burst is complete, the HBM3 DRAM tri-states all DQ, DBI and ECC output drivers. However, the HBM3 DRAM internally stores the last data-out of the DQ, DBI, ECC and SEV outputs to pre-condition the bus prior to a subsequent read; it also uses the last data-out of the DQ and DBI outputs for DBIac calculation for any subsequent read operation barring a condition to DBI reset. For non-gapless read operations, the HBM3 DRAM pre-conditions all data outputs to the last data-out of the previous burst nominally two WDQS cycles (odd bytes) and one WDQS cycle (even bytes) prior to the first valid data bit as shown in Figure 15.

6.2.1.2 Internal DBIac State with Consecutive Read Commands (Seamless and non-seamless) (cont'd)




Figure 15 — Bus Preconditioning and DBI States for Read

6.3 Commands

The HBM3 DRAM features DDR commands entered on both rising and falling CK clock edges. Row Activate commands require one-and-a-half-cycle and other row commands require only a half-cycle except for PDE and SRE with one cycle. Column commands require only one cycle.

The command interface includes a reserved DDR input signal ARFU which is omitted from subsequent truth tables but required to be driven to a valid signal level along with the other AWORD inputs.



6.3.1 Command Truth Tables

Table 30 — Row Commands Truth Table

| Table 50 — Row Commands Truth Table | | | | | | | | | | | | | |
|--|-------------|----------------|----|----|-----|-----|-------------|-------------|------|-------------|-------------|-----|---------------------|
| Command ⁴ | Symbol | Clock Cycle | R0 | R1 | R2 | R3 | R4 | R5 | R6 | R7 | R8 | R9 | Notes |
| Row No Operation | RNOP | R or F | Н | Н | Н | Н | V | V | V | V | V | V | 1, 2, 3 |
| Activate | ACT | R | L | Н | Н | PC | SID0 / V | SID1 / V | BA0 | BA1 | BA2 | BA3 | 1, 2, 3, 5, 6 |
| | | F | Н | Н | RA8 | RA9 | RA10 | RA11 | RA12 | RA13 / V | RA14 / V | V | |
| | | R | Н | Н | RA0 | RA1 | RA2 | RA3 | RA4 | RA5 | RA6 | RA7 | |
| Precharge | PREpb | R or F | Н | L | L | PC | SID0 / V | SID1 / V | BA0 | BA1 | BA2 | BA3 | 1, 2, 3, 5, 6 |
| Precharge All | PREab | R or F | Н | L | Н | PC | V | V | V | V | V | V | 1, 2, 3, 5 |
| Per-Bank Refresh | REFpb | R | L | L | L | PC | SID0 / V | SID1 / V | BA0 | BA1 | BA2 | BA3 | 1, 2, 3, 5, 6 |
| All-Bank Refresh | REFab | R | Н | Н | L | PC | V | V | V | V | L | V | 1, 2, 3, 5 |
| Per-Bank Refresh Management | RFMpb | R | L | L | Н | PC | SID0 / V | SID1 / V | BA0 | BA1 | BA2 | BA3 | 1, 2, 3, 5, 6, 7 |
| All-Bank Refresh Management | RFMab | R | Н | Н | L | PC | V | V | V | V | Н | V | 1, 2, 3, 5, 7 |
| Power- Down Entry | PDE | R | L | Н | L | H | V | V | V | V | V | V | 1, 2, 3 |
| • | | F | L | Н | L | Н | V | V | V | V | V | V | |
| Self Refresh Entry | SRE | R | L | Н | L | L | V | V | V | V | V | V | 1, 2, 3 |
| - | | F | L | Н | L | L | V | V | V | V | V | V | |
| Power- Down and Self Refresh Exit | PDX/ SRX | R | Н | Н | Н | Н | V | V | V | V | V | V | 1, 2, 8 |

- NOTE 1 BA = Bank Address; RA = Row Address; PC = Pseudo Channel 0 or 1; SID = Stack ID; V = Valid Signal (either H or L, but not floating);
- NOTE 2 R[9:0] must be driven to a valid signal level even if a stack ID address (SID) or row address (RA) is not defined for a specific density. APAR must be driven to a valid signal level even if CA parity is disabled in MR0 OP6.
- NOTE 3 Parity is evaluated on all pins if CA parity is enabled in MR0 OP6.
- NOTE 4 All other command encodings not shown in the table are reserved for future use.
- NOTE 5 PC = 0 selects pseudo channel 0 (PC0), and PC = 1 selects pseudo channel 1 (PC1). The pseudo channel not selected by PC performs a RNOP.
- NOTE 6 The SID bits act as bank address bits in conjunction with ACT, PREpb, REFpb and RFMpb commands, and related timing diagrams shall be interpreted accordingly. All other row commands do not use SID. Refer to the channel addressing table for HBM3 configurations using SID.
- NOTE 7 An HBM3 DRAM not requiring refresh management (RFM) will execute an RNOP command instead of RFMab or RFMpb.
- NOTE 8 No Parity checking at Power-Down Exit or Self Refresh Exit command. The HBM3 device requires RNOP and CNOP commands on Row and Column bus respectively with valid parity if CA parity is enabled during the power-down exit period (t_{XP}) and self refresh exit period (t_{XS}) .
- NOTE 9 ACT is a 1.5 cycle command and another command is not allowed during ACT command.

6.3.1 Command Truth Tables (cont'd)

Table 31 — Column Commands Truth Table

| Table 31 — Column Commanus 11 util 1 able | | | | | | | | | | | |
|---|--------|----------------|-----|-----|-----|-----|-----|-------------|-------------|-----------|---------------------|
| Command ⁴ | Symbol | Clock Cycle | C0 | C1 | C2 | С3 | C4 | C5 | C6 | C7 | Notes |
| Column No Operation | CNOP | R | Н | Н | Н | V | V | V | V | V | 1, 2, 3 |
| | | F | V | V | V | V | V | V | V | V | |
| Read | RD | R | Н | L | Н | L | PC | SID0 / V | SID1 / V | BA0 | 1, 2, 3, 5, 6, 7 |
| | | F | BA1 | BA2 | BA3 | CA0 | CA1 | CA2 | CA3 | CA4 | |
| Read w/ AP | RDA | R | Н | L | Н | Н | PC | SID0 / V | SID1 / V | BA0 | 1, 2, 3, 5, 6, 7 |
| | | F | BA1 | BA2 | BA3 | CA0 | CA1 | CA2 | CA3 | CA4 | |
| Write | WR | R | Н | L | L | L | PC | SID0 / V | SID1 / V | BA0 | 1, 2, 3, 5, 6 |
| | | F | BA1 | BA2 | BA3 | CA0 | CA1 | CA2 | CA3 | CA4 | |
| Write w/ AP | WRA | R | Н | L | L | Н | PC | SID0 / V | SID1 / V | BA0 | 1, 2, 3, 5, 6 |
| | | F | BA1 | BA2 | BA3 | CA0 | CA1 | CA2 | CA3 | CA4 | |
| Mode Register Set | MRS | R | L | L | L | MA4 | OP5 | OP6 | OP7 | MA0 | 1, 3, 8, 9 |
| | | F | MA1 | MA2 | MA3 | OP0 | OP1 | OP2 | OP3 | OP4 | |

- NOTE 1 BA = Bank Address; CA = Column Address; PC = Pseudo Channel 0 or 1; SID = Stack ID; MA = Mode Register Address; V = Valid Signal (either H or L, but not floating).
- NOTE 2 C[7:0] must be driven to a valid signal level even if a stack ID address (SID) is not defined for a specific density, or if parity is disabled in the mode register. APAR must be driven to a valid signal level even if CA parity is disabled in MR0 OP6. C[7:0] are Don't Care when the device is in power-down or self refresh.
- NOTE 3 Parity is evaluated on all pins if CA parity is enabled in MR0 OP6.
- NOTE 4 All other command encodings not shown in the table are reserved for future use.
- NOTE 5 PC = 0 selects pseudo channel 0 (PC0), and PC = 1 selects pseudo channel 1 (PC1). The pseudo channel not selected by PC performs a CNOP.
- NOTE 6 The SID bits act as bank address bits in conjunction with READ and WRITE commands, and related timing diagrams shall be interpreted accordingly. All other column commands do not use SID. Refer to the channel addressing table for HBM3 configurations using SID.
- NOTE 7 HBM3 configurations using the SID specify a timing parameter t_{CCDR} for consecutive READs to different SID. Vendor datasheets should be consulted for details.
- NOTE 8 All mode registers are write-only by default using the MRS command.
- NOTE 9 Refer to the HBM3 Mode Register Overview table for MA4 of MRS.

6.3.1 Command Truth Tables (cont'd)

Table 32 — Options for issuing PREab and PREpb commands

| Command on Rising | Allowed PREab/PREpb Command(s) on Falling Clock Edge (Same Cycle) | | | | | | | | | |
|-------------------|---|-------------------------|------------------------|--|--|--|--|--|--|--|
| Clock Edge | Same PC, Same Bank | Same PC, Different Bank | Different PC, Any Bank | | | | | | | |
| RNOP | PREab | PREpb | PREab, PREpb | | | | | | | |
| ACT | | PREpb | PREab, PREpb | | | | | | | |
| PREab | | | PREab, PREpb | | | | | | | |
| PREpb | -1 | PREpb | PREab, PREpb | | | | | | | |
| REFab | 1 | | PREab, PREpb | | | | | | | |
| REFpb | 1 | PREpb | PREab, PREpb | | | | | | | |
| RFMab | - | | PREab, PREpb | | | | | | | |
| RFMpb | | PREpb | PREab, PREpb | | | | | | | |
| PDE, SRE | | | | | | | | | | |
| PDX, SRX | | | | | | | | | | |

6.3.2 Row Commands

6.3.2.1 Row No Operation (RNOP) Command

The ROW NO OPERATION (RNOP) command is a half-cycle command received on the row command inputs R[9:0] and latched either with the rising or with the falling CK clock edge (or both edges) as shown in Figure 16. RNOP is used to instruct the HBM3 device to perform a NOP as row command; this prevents unwanted row commands from being registered during idle or wait states. Operations already in progress are not affected.

Row commands other than RNOP are defined either as half-cycle or as one-and-a-half-cycle commands that begin and end on a rising CK clock edge. These commands must be padded with RNOP on the falling CK clock edge of the same cycle. As an alternative, some row commands may be paired with PRECHARGE or PRECHARGE ALL commands on the falling CK clock edge instead of RNOP, with the specific conditions for these commands being explicitly described for each row command.

Parity is evaluated with the RNOP command when the parity calculation is enabled in the Mode Register.

RNOP is assumed for the R[9:0] inputs on subsequent timing diagrams unless other row commands are explicitly shown.

6.3.2.1 Row No Operation (RNOP) Command (cont'd)




Figure 16 — RNOP command


6.3.2.2 ACTIVATE (ACT) Command

Before a READ or WRITE command can be issued to a bank, a row in that bank must be opened. This is accomplished via the ACTIVATE command, which selects both the bank and the row to be activated. Once a row is open, a READ or WRITE command could be issued to that row, subject to the t_{RCD} specification.

The ACTIVATE command is a one-and-a-half-cycle command received on the row command inputs R[9:0] and latched with the rising and falling CK clock edges as shown in Figure 17. The command must be followed either by RNOP, PRECHARGE or PRECHARGE ALL on the falling CK clock edge of the second clock cycle. Note that a PRECHARGE ALL in that case must be for the other pseudo channel. A PRECHARGE command could be to any bank in the other pseudo channel as well as to a different bank in the same pseudo channel. In all cases the timing requirements for issuing these commands must be met.

The actual bank and row activation is initiated with the second rising CK clock edge of the ACTIVATE command; therefore all relevant timing parameters refer to this second rising CK clock edge as shown in Figures 17 and 18.

6.3.2.2 ACTIVATE (ACT) Command (cont'd)



NOTE 1 BA = Bank Address; PC = Pseudo Channel 0 or 1; RA = Row Address; SID = Stack ID; V = Valid (H or L)

Figure 17 — ACTIVATE Command


Parity is evaluated with the ACTIVATE command when the parity calculation is enabled in MR0 OP6.

A subsequent ACTIVATE command to another row in the same bank can only be issued after the previous row has been closed (precharged). The minimum time interval between successive ACTIVATE commands to the same bank is defined by t_{RC} , as shown in Figure 18. A minimum time t_{RAS} must have elapsed between opening and closing a row. The figure also shows two cases of t_{RAS} timings and command slots of the PRECHARGE command


A subsequent ACTIVATE command to another bank can be issued while the first bank is being accessed, which results in a reduction of total row access overhead. The minimum time interval between successive ACTIVATE commands to different banks is defined by t_{RRD}. The row remains active until a PRECHARGE command (or READ or WRITE command with Auto Precharge) is issued to the bank.

6.3.2.2 ACTIVATE (ACT) Command (cont'd)

Case1: tRAS timing met at rising CK clock edge



Case2: tRAS timing met at falling CK clock edge




- NOTE 1 BAx = bank address x; RAy,z = row addresses y,z; CAn = column address n.
- NOTE 2 The PRECHARGE command shown could also be a PRECHARGE ALL command.
- NOTE 3 $t_{RCD} = t_{RCDRD}$ or t_{RCDWR} , depending on command; $t_{RFC} = t_{RFCab}$ or t_{RFCpb} , depending on command.
- NOTE 4 The reference for t_{XP} and t_{XS} timings is the first clock cycle of an ACTIVATE command, and the reference for t_{RFC} and t_{MOD} timing is the second clock cycle of an ACTIVATE command.

Figure 18 — Bank and Row Activation Command Cycle

6.3.2.2.1 Bank Restrictions

There is a need to limit the number of bank activations in a rolling window to ensure that the instantaneous current supplying capability of the device is not exceeded. To reflect the short term current supply capability, the parameter t_{FAW} (four activate window) is defined: no more than 4 banks may be activated in a rolling t_{FAW} window. Converting to clocks is done by dividing t_{FAW} (ns) by t_{CK} (ns) and rounding up to next integer value. As an example of the rolling window, if (t_{FAW}/t_{CK}) rounds up to 25 clocks, and an ACTIVATE command is issued at clock T0, no more than three further ACTIVATE commands may be issued at clocks T1 through T24 as illustrated in Figure 19.



NOTE 1 $t_{RRD} = t_{RRDS}$ or t_{RRDL} , depending on accessed banks.

NOTE 2 Refer to the "REFRESH and PER-BANK REFRESH Command Scheduling Requirements" table for timing restrictions between all combinations of ACTIVATE and PER-BANK REFRESH commands.

Figure 19 — Multiple Bank Activations


6.3.2.3 PRECHARGE (PREpb) and PRECHARGE ALL (PREab) Commands

The PRECHARGE (PREpb) and PRECHARGE ALL (PREab) commands are half-cycle commands received on the row command inputs R[9:0] and latched either with the rising or with the falling CK clock edge as shown in Figure 20 and Figure 21. The commands are used to deactivate the open row in a particular bank (PREpb) or the open rows in all banks (PREab). The bank(s) will be in idle state and available for a subsequent row access a specified time t_{RP} after the PRECHARGE command is issued.

The fact that both are half-cycle commands and defined on both the rising and the falling CK clock edges allows to issue one PREpb or PREab command on the rising CK clock edge and a second PREpb or PREab command on the falling CK clock edge of the same cycle and thus deactivate the open row in two different banks or even all banks in both pseudo channels within a single clock cycle, provided the t_{PPD} timing has been met. It is pointed out that the t_{RP} timing is always referenced from the CK clock edge on which the PREpb or PREab command is issued.


Parity is evaluated with the PRECHARGE and PRECHARGE ALL commands when the parity calculation is enabled in MR0 OP6.

6.3.2.3 PRECHARGE (PREpb) and PRECHARGE ALL (PREab) Commands (cont'd)



NOTE 1 BA = Bank Address; PC = Pseudo Channel 0 or 1; SID = Stack ID; V = Valid (H or L)

Figure 20 — PRECHARGE (PREpb) Command



NOTE 1 BA = Bank Address; PC = Pseudo Channel 0 or 1; SID = Stack ID; V = Valid (H or L)

Figure 21 — PRECHARGE ALL (PREab) Command

Input R2 determines whether one or all banks are to be precharged. In case where only one bank is to be precharged, bank addresses {SID[1:0], BA[3:0]} select the bank. Otherwise the bank addresses are treated as "Don't Care".

Once a bank has been precharged, it is in the idle state and must be activated prior to any READ or WRITE command being issued to that bank. A PRECHARGE command is allowed if there is no open row in that bank (idle state), or if the previously open row is already in the process of precharging. However, the precharge period shall be determined by the most recent PRECHARGE command issued to the bank.

6.3.2.3.1 AUTO PRECHARGE

Auto Precharge is a feature which performs the same individual-bank precharge function described in Figures 20 and 21, but without requiring an explicit PRECHARGE command. Auto Precharge is nonpersistent meaning that it is enabled or disabled along for each individual READ or WRITE command.

For read bursts an auto precharge of the bank and row that is addressed with the READ command begins RTP clock cycles after the READ command was issued or after RAS has been met, with RTP as programmed in clock cycles in MR6 OP[3:0] and RAS as programmed in clock cycles in the RAS field of Mode Register MR4 OP[7:0].

For write bursts an auto precharge of the bank and row that is addressed with the WRITE command begins (WL + 2 + WR) clock cycles after the WRITE command was issued or after RAS has been met, with WR as programmed in clock cycles in MR3 OP[7:0] and RAS as programmed in clock cycles in MR4 OP[7:0].

Auto Precharge ensures that the precharge is initiated at the earliest valid stage within a burst. The user must not issue another command to the same bank until the precharge (t_{RP}) is completed. This is determined as if an explicit PRECHARGE command was issued at the earliest possible time, as described for READ or WRITE commands. A precharge resulting from a READ or WRITE with Auto Precharge may occur in parallel with an explicit PRECHARGE (or PRECHARGE ALL) command. It is pointed out that an auto precharge is internally always issued with a rising CK clock edge, while explicit PRECHARGE (or PRECHARGE ALL) commands are supported on both clock edges.

6.3.2.3.1 AUTO PRECHARGE (cont'd)

Table 33 — Precharge and Auto Precharge Timings

| From Command | To Command | Minimum Delay Between "From Command" to "To Command" | Unit | Note |
|------------------|---|--|------|---------|
| READ | PRECHARGE (same bank) | | nCK | |
| KEAD | PRECHARGE (same bank) PRECHARGE (different bank) | t_{RTP} | | 4 |
| | , | | nCK | 4 |
| | PRECHARGE ALL | t _{RTP} | nCK | |
| | WRITE or WRITE w/ AP (any bank) | t_{RTW} | ns | |
| | READ or READ w/ AP (any bank) | t_{CCD} | nCK | 5 |
| READ w/ AP | PRECHARGE ALL | t_{RTP} | nCK | |
| | PRECHARGE (different bank) | 0 | nCK | 4 |
| | ACTIVATE or PER BANK REFRESH (same bank) | $RTP + RU(t_{RP}/t_{CK})$ | nCK | 2, 8 |
| | WRITE or WRITE w/ AP (same bank) | Illegal | | |
| | WRITE or WRITE w/ AP (different bank) | t _{RTW} | ns | |
| | READ or READ w/ AP (same bank) | Illegal | | |
| | READ or READ w/ AP (different bank) | t_{CCD} | nCK | 5 |
| WRITE | PRECHARGE (same bank) | $WL + 2 + RU(t_{WR}/t_{CK})$ | nCK | 2, 6 |
| | PRECHARGE (different bank) | 0 | nCK | 4 |
| | PRECHARGE ALL | $WL + 2 + RU(t_{WR}/t_{CK})$ | nCK | 2, 6 |
| | WRITE or WRITE w/ AP (any bank) | t _{CCD} | nCK | 5 |
| | READ w/ AP (same bank) | $WL + 2 + MAX[RU(t_{WR}/t_{CK}) - t_{RTP}, t_{WTR}]$ | nCK | 2, 6, 7 |
| | READ (same bank) | $WL + 2 + t_{WTR}$ | nCK | 6, 7 |
| | READ or READ w/ AP (different bank) | $WL + 2 + t_{WTR}$ | nCK | 6, 7 |
| WRITE w/ AP | PRECHARGE ALL | $WL + 2 + RU(t_{WR}/t_{CK})$ | nCK | 2, 6 |
| | PRECHARGE (different bank) | 0 | nCK | 4 |
| | ACTIVATE or PER BANK REFRESH (same bank) | $WL + 2 + WR + RU(t_{RP}/t_{CK})$ | nCK | 2, 6, 8 |
| | WRITE or WRITE w/ AP (same bank) | Illegal | | |
| | WRITE or WRITE w/ AP (different bank) | t_{CCD} | nCK | 5 |
| | READ or READ w/ AP (same bank) | Illegal | 1 | |
| | READ or READ w/ AP (different bank) | $WL + 2 + t_{WTR}$ | nCK | 6, 7 |
| PRECHARGE | PRECHARGE (any bank) | t _{PPD} | nCK | 3 |
| | PRECHARGE ALL | t _{PPD} | nCK | 3 |
| PRECHARGE ALL | PRECHARGE or PRECHARGE ALL | t _{PPD} | nCK | 3 |

- NOTE 1 A command issued during the minimum delay time is illegal.
- NOTE 2 RU = round up to next integer.
- NOTE 3 A PRECHARGE command is allowed if there is no open row in that bank (idle state), or if the previously open row is already in the process of precharging. However, the precharge period shall be determined by the most recent PRECHARGE command issued to the bank.
- NOTE 4 READ or WRITE and PRECHARGE commands may be issued simultaneously.
- NOTE 5 t_{CCD} could either be t_{CCDS} or t_{CCDL} ; for READs, t_{CCD} could also be t_{CCDR} .
- NOTE 6 WL = write latency.
- NOTE 7 t_{WTR} could either be t_{WTRS} or t_{WTRL} .
- NOTE 8 Even if t_{RP} is satisfied from PREab command, t_{RP} generated from previous WRA or RDA (Write or Read with Autoprecharge) should also be satisfied.

6.3.2.4 Rounding Rules for Row Access Timings

The HBM3 DRAM allows the PRECHARGE (PREpb) and PRECHARGE ALL (PREab) commands to be issued on both rising and falling CK clock edges, as e.g. illustrated in the Bank and Row Activation Command Cycle figure. To let a system take advantage of this flexibility in command scheduling, it is required to adapt the rounding rules for related row access timings

Traditionally, basic row access timings are converted into clock cycles using the formula NXX = RU(tXX/tCK), with XX representing either RAS, RTP, WR or RP parameters. This formula rounds the analog timings up to the next integer such that the subsequent command can be issued on the next rising clock edge that meets the analog value.

For HBM3 DRAM, this formula is replaced by NXX = 0.5 x RU(2 x tXX/tCK), which rounds analog timings to the next rising or following clock edge that meets the analog value. The result may be the same as with the traditional formula, or 0.5nCK less. The formula may be applied to row timings tRAS, tRTP, tWR and tRP, only. If rounding the tRP timing results in a falling edge as the command slot for a subsequent row access command, it is required to add 0.5nCK to the result because all such row commands following a row precharge can be issued on a rising clock edge only.


Examples:

- tRAS = 33 ns, tCK = 0.7 ns; NRAS = 0.5 x RU(2 x tRAS/tCK) = 0.5 x RU(2 x 33/0.7) = 0.5 x RU(94.29) = 47.5. Conclusion: When the ACTIVATE command was issued at T0, the earliest possible slot for a PRECHARGE command is at T47.5 (falling clock edge).
- tRP = 15 ns, tCK = 0.7 ns; NRP = 0.5 x RU(2 x tRP/tCK) = 0.5 x RU(2 x 15/0.7) = 0.5 x RU(42.85) = 21.5. Conclusion: When the PRECHARGE command was issued at T0 (rising edge), the earliest possible slot for a subsequent ACTIVATE command is at T22, because the falling edge at T21.5 is not supported for an ACTIVATE command and 0.5nCK must be added to the result. However, when the PRECHARGE command was issued at T0.5 (falling edge), the earliest possible slot for a subsequent ACTIVATE command is again at T2.

6.3.2.5 REFRESH Command (REFab)

The (all-bank) REFRESH command is used during normal operation of the HBM3 device. The command is a half-cycle command received on the row command inputs R[9:0] and latched with the rising CK clock edge as shown in Figure 22. The command must be followed either by RNOP, PRECHARGE or PRECHARGE ALL on the falling CK clock edge of the same cycle. Note that PRECHARGE and PRECHARGE ALL commands in this case must be for the other pseudo channel and the timing requirements for issuing these commands must be met. The REFRESH command also requires a CNOP command on the column command inputs C[7:0], unless the column command is for the other pseudo channel.

Parity is evaluated with the REFRESH command when the parity calculation is enabled in the Mode Register.




NOTE 1 PC = Pseudo Channel 0 or 1; V = Valid (H or L)

Figure 22 — REFRESH Command (REFab)

The REFRESH command is nonpersistent, so it must be issued each time a refresh is required. A minimum time t_{RFCab} is required between two REFRESH commands or a REFRESH command and any subsequent access command after the refresh operation. All banks must be precharged with t_{RP} -satisfied prior to the REFRESH command. The banks are in idle state after completion of the REFRESH command.

The refresh addressing is generated by an internal refresh controller. This makes the address bits "Don't Care" during a REFRESH command.

6.3.2.5 REFRESH Command (REFab) (cont'd)



NOTE 1 Only RNOP and CNOP commands are allowed after a REFRESH command until t_{RFCab} has expired.

NOTE 2 The maximum time interval between two REFRESH commands is 9 x t_{REFI}.

Figure 23 — REFRESH Cycle

The HBM3 DRAM requires REFab cycles at an average periodic interval of $t_{REFI}(MAX)$. To allow for improved efficiency in scheduling and switching between tasks, some flexibility in the absolute refresh interval is provided. A maximum of eight REFRESH commands can be postponed during operation of the device, meaning that at no point in time more than a total of eight REFRESH commands are allowed to be postponed. In case that eight REFRESH commands are postponed in a row, the resulting maximum interval between the surrounding REFRESH commands is limited to $9 \times t_{REFI}$ (see Figure 24). At any given time, a maximum of 9 REFRESH commands can be issued within t_{REFI} .

This flexibility to postpone refresh commands also extends to REFpb commands (see REFpb). The maximum interval between refreshes to a particular bank is limited to 9 x t_{REFI}. At any given time, a maximum of 9 REFpb commands to a particular bank can be issued within t_{REFI}.





Figure 24 — Postponing Refresh Commands (Example)

Self refresh mode may be entered with a maximum of eight REFRESH commands being postponed. After exiting self refresh mode with one or more REFRESH commands postponed, additional REFRESH commands may be postponed to the extent that the total number of postponed REFRESH commands (before and after the self refresh) will never exceed eight. During self refresh mode, the number of postponed REFRESH commands does not change.

6.3.2.6 PER-BANK REFRESH Command (REFpb)

The PER-BANK REFRESH command (REFpb) provides an alternative solution for the refresh of the HBM3 device. The command initiates a refresh cycle on a single bank while accesses to other banks including writes and reads are not affected. PER-BANK REFRESH is a half-cycle command received on the row command inputs R[9:0] and latched with the rising CK clock edge as shown in Figure 25. The command must be followed either by RNOP, PRECHARGE or PRECHARGE ALL on the falling CK clock edge of the same cycle. Note that a PRECHARGE ALL must be for the other pseudo channel. A PRECHARGE command could be to any bank in the other pseudo channel as well as to a different bank in the same pseudo channel. In all cases the timing requirements for issuing these commands must be met.

Parity is evaluated with the PER-BANK REFRESH command when the parity calculation is enabled in the Mode Register.




NOTE 1 BA = Bank Address; PC = Pseudo Channel 0 or 1; SID = Stack ID; V = Valid (H or L)

Figure 25 — Per-Bank Refresh Command (REFpb)

The PER-BANK REFRESH command is nonpersistent, so it must be issued each time a refresh is required. A minimum time t_{RRD} is required between an ACTIVATE command and a PER-BANK REFRESH command to a different bank. A minimum time t_{RREFD} is required between any two PER-BANK REFRESH commands (see below for an exception requiring t_{RFCpb}), and between a PER-BANK REFRESH command and an ACTIVATE command to a different bank as shown in Figure 26. A minimum time t_{RFCpb} is required between a PER-BANK REFRESH command and an access command to the same bank that follows. The bank to be refreshed must be precharged with t_{RP} satisfied prior to the PER-BANK REFRESH command. The bank is in idle state after completion of the PER-BANK REFRESH command.

6.3.2.6 PER-BANK REFRESH Command (REFpb) (cont'd)



- NOTE 1 BAn,x,y,z = bank address n,x,y,z; RAa,b,c = row address a,b,c.
- NOTE 2 t_{RRD} timing must be met between ACTIVATE commands and REFpb commands to different banks.
- NOTE 3 t_{RREFD} timing must be met between consecutive REFpb commands to different banks, and between a REFpb command followed by an ACTIVATE command to the different bank.
- NOTE 4 trees timing must be met between a REFpb command followed by an ACTIVATE command to the same bank.

Figure 26 — Per-Bank Refresh Command Cycle

The row address for each bank is provided by internal refresh counters. This makes the row address bits "Don't Care" during PER-BANK REFRESH commands.

Rules for issuing PER-BANK REFRESH commands to the banks apply to each SID individually. A PER-BANK REFRESH command to one of the 16 banks per SID can be issued in any order. After all banks within an SID have been refreshed using the PER-BANK REFRESH command and after waiting for at least tRFCpb, the controller can issue another set of PER-BANK REFRESH commands in the same or different order. However, it is illegal to send another PER-BANK REFRESH command to a bank unless all banks within an SID have been refreshed using the PER-BANK REFRESH command. The controller must track the bank being refreshed by the PER-BANK REFRESH command.

A PER-BANK REFRESH command and/or REFRESH MANAGEMENT command must not be issued during t_{RFCpb} succeeding the last PER-BANK REFRESH (REFpb #N) of a single cycle as shown in Figure 26.

The bank count is synchronized between the controller and the HBM3 DRAM by resetting the bank count to zero. Synchronization can occur upon exit from reset state or by issuing a REFRESH or SELF REFRESH ENTRY command. Both commands may be issued at any time even if a preceding sequence of PER-BANK REFRESH commands has not completed cycling through all banks.




Figure 27 — Sets of Per-Bank Refresh Commands

6.3.2.6 PER-BANK REFRESH Command (REFpb) (cont'd)

The average rate of PER-BANK REFRESH commands tREFIpb depends on the bank count N and can be calculated by the following formula:

tREFIpb = tREFI / N

The example in Table 34 (for HBM3 configurations with 16 banks) shows two full sets of REFpb commands with the bank counter reset to 0 and the refresh counter incremented after 16 REFpb commands each. The third set of REFpb commands is interrupted by the REFab command which resets the bank counter to 0 and performs refreshes to all banks indicated by the refresh counter.

Table 34 — Refresh Counter Increments (Example for HBM3 Configurations with 16 Banks)

| Table 34 — Refresh Counter Increments (Example for HBM3 Configurations with 16 Banks) | | | | | | |
|---|---------------|-----------------|----------------|-----------------|-----------------|--------------------|
| Count | Sub- Count | Command | Bank Addr | Refresh Bank | Bank Counter | Refresh Counter |
| 0 | 0 | Reset REFRESH o | r SELF REFRESI | H ENTRY command | То 0 | Counter |
| 1 | 1 | REFpb | 000 | 0 | 0 to 1 | n |
| 2 | 2 | REFpb | 0001 | 1 | 1 to 2 | |
| 3 | 3 | REFpb | 0010 | 2 | 2 to 3 | |
| 4 | 4 | REFpb | 0011 | 3 | 3 to 4 | |
| | <u> </u> | | | | | |
| 15 | 15 | REFpb | 1110 | 14 | 14 to 15 | |
| 16 | 16 | REFpb | 1111 | 15 | 15 to 0 | |
| 17 | 1 | REFpb | 0100 | 4 | 0 to 1 | n + 1 |
| 18 | 2 | REFpb | 0111 | 7 | 1 to 2 | |
| 19 | 3 | REFpb | 1011 | 11 | 2 to 3 | |
| 20 | 4 | REFpb | 0110 | 6 | 3 to 4 | |
| | | ••• | | ••• | | |
| 31 | 15 | REFpb | 1100 | 12 | 14 to 15 | |
| 32 | 16 | REFpb | 0001 | 1 | 15 to 0 | |
| 33 | 1 | REFpb | 0010 | 2 | 0 to 1 | n + 2 |
| 34 | 2 | REFpb | 1001 | 9 | 1 to 2 | |
| 35 | 3 | REFpb | 0000 | 0 | 2 to 3 | |
| 36 | 0 | REFab | V | all | To 0 | n + 2 |
| 37 | 1 | REFpb | 1010 | 10 | 0 to 1 | n + 3 |
| 38 | 2 | REFpb | 0101 | 5 | 1 to 2 | |
| | | | | | · | · |

6.3.2.6 PER-BANK REFRESH Command (REFpb) (cont'd)

Table 35 — Refresh and Per-Bank Refresh Command Scheduling Requirements

| Table 35 — Refresh and Per-Bank Refresh Command Scheduling Requirements | | | | | | | |
|---|-----------------------------------|-----------------------------|------|--|--|--|--|
| From Command | To Command | Minimum Delay Between "From | Note | | | | |
| | | Command" to "To Command" | | | | | |
| | | | | | | | |
| REFRESH | REFRESH | $t_{ m RFCab}$ | | | | | |
| | PER-BANK REFRESH (any bank) | $t_{ m RFCab}$ | | | | | |
| | REFRESH MANAGEMENT | t _{RFCab} | | | | | |
| | PER-BANK REFRESH MANAGEMENT | t _{RFCab} | | | | | |
| | (any bank) | | | | | | |
| | ACTIVATE | $t_{ m RFCab}$ | | | | | |
| PER-BANK | REFRESH | $t_{ m RFCpb}$ | | | | | |
| REFRESH | PER-BANK REFRESH (different bank) | t _{RREFD} | | | | | |
| | PER-BANK REFRESH (any bank) | t _{RFCpb} | 3 | | | | |
| | REFRESH MANAGEMENT | $t_{ m RFCpb}$ | | | | | |
| | PER-BANK REFRESH MANAGEMENT | $t_{ m RREFD}$ | | | | | |
| | (different bank) | NGE D | | | | | |
| | PER-BANK REFRESH MANAGEMENT | $t_{ m RFCpb}$ | 4 | | | | |
| | (any bank) | н сро | | | | | |
| | ACTIVATE (same bank) | $t_{ m RFCpb}$ | | | | | |
| | ACTIVATE (different bank) | $t_{ m RREFD}$ | 1 | | | | |
| REFRESH | REFRESH | t _{RFCab} | | | | | |
| MANAGEMENT | PER-BANK REFRESH (any bank) | t _{RFCab} | | | | | |
| | REFRESH MANAGEMENT | t _{RFCab} | | | | | |
| | PER-BANK REFRESH MANAGEMENT | t _{RFCab} | | | | | |
| | (any bank) | Ki Cab | | | | | |
| | ACTIVATE | ${ m t_{RFCab}}$ | | | | | |
| PER-BANK | REFRESH | t _{RFCpb} | | | | | |
| REFRESH | PER-BANK REFRESH (same bank) | t _{RFCpb} | | | | | |
| MANAGEMENT | PER-BANK REFRESH (different bank) | $t_{ m RREFD}$ | | | | | |
| | REFRESH MANAGEMENT | $t_{ m RFCpb}$ | | | | | |
| | PER-BANK REFRESH MANAGEMENT | $t_{ m RFCpb}$ | | | | | |
| | (same bank) | КГСР | | | | | |
| | PER-BANK REFRESH MANAGEMENT | $t_{ m RREFD}$ | | | | | |
| | (different bank) | KKLI D | | | | | |
| | ACTIVATE (same bank) | $t_{ m RFCpb}$ | | | | | |
| | ACTIVEATE (different bank) | $t_{ m RREFD}$ | 1 | | | | |
| ACTIVATE | REFRESH | t _{RC} | 2 | | | | |
| | PER-BANK REFRESH (same bank) | t _{RC} | 2 | | | | |
| | PER-BANK REFRESH (different bank) | t _{RRD} | 1 | | | | |
| | REFRESH MANAGEMENT | t _{RC} | 2 | | | | |
| | PER-BANK REFRESH MANAGEMENT | t _{RC} | 2 | | | | |
| | (same bank) | | | | | | |
| | PER-BANK REFRESH MANAGEMENT | t _{RRD} | 1 | | | | |
| | (different bank) | | | | | | |
| NOTE 1 4 | | | • | | | | |

NOTE 1 t_{FAW} parameter must be observed as well.

NOTE 2 A bank must be in the idle state with tRP satisfied before it is refreshed.

NOTE 3 t_{RFCpb} parameter must be observed when the first REFpb command completes a set of 16 per-bank refresh operations within an SID and the second REFpb command initiates the next set of 16 per-bank refresh operations within an SID.

NOTE 4 t_{RFCpb} parameter must be observed when the REFpb command completes a set of 16 per-bank refresh operations within an SID and the following RFMpb command operations.

6.3.2.7 Refresh Management (RFM)


Periods of high DRAM activity may require additional refresh commands to protect the integrity of the stored data. The requirement for additional Refresh Management (RFM) is indicated in the RFM field of the DEVICE_ID WDR (see Table 120): RFM = 0 indicates that no additional refresh is needed beyond the refreshes specified in the REFRESH clause of the standard; RFM = 1 indicates additional DRAM refresh management is required.

A suggested implementation of refresh management by the controller monitors ACTIVATE commands issued per bank to the device. This activity can be monitored as a rolling accumulated ACTIVATE (RAA) count. Each ACTIVATE command will increment the RAA count by 1 for the individual bank receiving the ACTIVATE command.

When the RAA count reaches a DRAM vendor specified Initial Management Threshold (RAAIMT), which is indicated by the HBM3 DRAM in the RAAIMT field of the DEVICE_ID WDR (see Table 120), additional refresh management is needed. Executing a refresh management command allows additional time for the HBM3 DRAM to manage refresh internally. The RFM operation can be initiated to all banks with the (all-bank) REFRESH MANAGEMENT (RFMab) command, or to a single bank with the PERBANK REFRESH MANAGEMENT (RFMpb) command.

The encoding of RFM related commands RFMab and RFMpb is shown in Figure 28. Both half-cycle commands are received on the R[9:0] inputs and latched with the rising CK clock edge. They must be followed either by RNOP, PRECHARGE or PRECHARGE ALL on the falling CK clock edge of the same cycle. Note that a PRECHARGE ALL must be for the other pseudo channel. In case of a PER-BANK REFRESH MANAGEMENT command a PRECHARGE command could be to any bank in the other pseudo channel as well as to a different bank in the same pseudo channel. In all cases the timing requirements for issuing these commands must be met.

An HBM3 DRAM not requiring refresh management will ignore RFMab and RFMpb commands and execute an RNOP command instead.



NOTE 1 BA = Bank Address; PC = Pseudo Channel 0 or 1; SID = Stack ID; V = Valid (H or L)

Figure 28 — Refresh Management (RFMab) and Per-Bank Refresh Management (RFMpb)

Commands

6.3.2.7 Refresh Management (RFM) (cont'd)

The RFMab and RFMpb command scheduling shall meet the same minimum separation requirements as those for the REFab and REFpb commands, respectively (see REFRESH Command (REFab) and PERBANK REFERSH Command (REFpb) clause). The RFMab command period is the same as the REFab command period (t_{RFCab}), and the RFMpb command period is the same as the REFpb command period (t_{RFCpb}). The requirement for REFpb commands to be issued to all banks in a rolling fashion does not apply to RFMpb commands.

A PER-BANK REFRESH command and/or REFRESH MANAGEMENT command must not be issued during t_{RFCpb} succeeding the last PER-BANK REFRESH (REFpb #N) of a single cycle as shown in Figure 26.

When an RFM command is issued to the HBM3 DRAM, the RAA counter in any bank receiving the command can be decremented by the RAAIMT value, down to a minimum RAA value of 0 (no negative or "pull-in" of RFM commands is allowed). Issuing an RFMab command allows the RAA count in all banks to be decremented by the RAAIMT value. Issuing an RFMpb command allows the RAA count only in the bank selected by {SID[1:0], BA[3:0]} to be decremented by the RAAIMT value.

RFM commands are allowed to accumulate or "postpone", but the RAA counter shall never exceed a vendor specified RAA Maximum Management Threshold (RAAMMT), which is indicated by the HBM3 DRAM in the RAAMMT field of the DEVICE_ID WDR (see Table 120). If the RAA counter reaches RAAMMT, no additional ACTIVATE commands are allowed to the bank until one or more REF or RFM commands have been issued to reduce the RAA counter below the maximum value.

An RFM command does not replace the requirement for the controller to issue periodic REF commands to the HBM3 DRAM, nor does an RFM command affect internal refresh counters. The RFM commands are bonus time for the HBM3 DRAM to manage refresh internally. However, issuing a REF command also allows decrementing the RAA counter by a value indicated the RAA_CNT_DEC field of the DEVICE_ID WDR (see Table 120). Hence, any periodic REF command issued to the HBM3 DRAM allows the RAA counter of the banks being refreshed to be decremented by that value. Issuing an REFab command allows the RAA count in all banks to be decremented by that value. Issuing an REFpb command allows the RAA count only in the bank selected by {SID[1:0], BA[3:0]} to be decremented by that value.

The per-bank RAA count values may be reset to 0 when the HBM3 DRAM is held in self refresh for at least t_{RAASRF} time. No decrement to the per-bank RAA count values is allowed for entering or exiting self refresh and when the HBM3 DRAM is held in self refresh for less than t_{RAASRF} time.

6.3.2.8 Adaptive Refresh Management (ARFM)

HBM3 DRAMs optionally support a refresh management mode called Adaptive Refresh Management (ARFM). The HBM3 DRAM indicates the support of ARFM via the ARFM bit in the IEEE1500 DEVICE_ID WDR. Since RFM related parameters RAAIMT, RAAMMT and RAADEC are read-only, the ARFM mode allows the controller flexibility to choose additional (lower) RFM threshold settings called "RFM Levels". The RFM levels permit alignment of the controller-issued RFM commands with the DRAM internal management of these commands. MR8 OP[5:4] select the RFM level as shown in Table 36.

Table 36 — Mode Register Definition for Adaptive RFM Levels

| 1 Water Co. 11 Total Tregister 2 commercial for Transport Co. 12 | | | | | | |
|---|--------------|--------------------|----------|----------|----------------------------------|-------|
| MR8 OP[5:4] | RFM Level | RFM Requirement | RAAIMT | RAAMMT | RAA Decrement per REF Command | Notes |
| 00 | Default | Default | RAAIMT | RAAMMT | RAADEC | 1 |
| 01 | Level A | RFM is required | RAAIMT_A | RAAMMT_A | RAADEC_A | |
| 10 | Level B | RFM is required | RAAIMT_B | RAAMMT_B | RAADEC_B | |
| 11 | Level C | RFM is required | RAAIMT_C | RAAMMT_C | RAADEC_C | |
| NOTE 1 RAAIMT, RAAMMT and RAADEC values are set by DRAM vendor in the IEEE1500 DEVICE_ID WDR. | | | | | | |

The Adaptive RFM mode inherits the RAA counting and decrement attributes of the standard RFM mode, while using the alternate RAAIMT, RAAMMT and RAADEC values for the selected RFM level. Increasing the RFM level results in increased need for RFM commands. Level C is highest RFM level. The alternate RAAIMT, RAAMMT and RAADEC values for RFM level A to C can be retrieved from the

Setting the bits in MR8 OP[5:4] to something other than the default "00" will select one of the RFM levels A, B or C. The host shall decrement the Rolling Accumulated ACT (RAA) count to 0, either with RFM or pending REF commands, prior to making a change to the ARFM level.

It is required to set the same RFM level on all channels of the HBM3 DRAM.

corresponding fields of the IEEE1500 DEVICE ID WDR.

Adaptive RFM also allows an HBM3 DRAM shipped with 'RFM not required' (RFM bit in IEEE1500 DEVICE_ID WDR = 0) to override that initial setting and enable RFM by programming a non-default ARFM level. The HBM3 DRAM internally manages the change to treat the RFM command as an RFM command in this special override case as shown in Table 37.

6.3.2.7 Adaptive Refresh Management (ARFM) (cont'd)

Table 37 — RFM Commands Perceived by HBM3 DRAM

| Command | Bit in DEV | ICE_ID WDR | RFM Level | Command Perceived | Notes |
|---------|--------------------|----------------------|------------------|--------------------------|-------|
| | RFM | ARFM | MR8 OP[5:4] | by HBM3 DRAM | |
| RFMab / | 0 | 0 | 00 | RNOP | |
| RFMpb | (RFM not required) | (ARFM not supported) | 01 10 11 | 711 1 | |
| | | | 01, 10 or 11 | Illegal | 1 |
| | | 1 (ARFM supported) | 00 | RNOP | |
| | | | 01, 10 or 11 | RFMab / RFMpb | 2 |
| | 1 (RFM required) | 0 | 00 | RFMab / RFMpb | |
| | | (ARFM not supported) | 01, 10 or 11 | Illegal | 1 |
| | | | 01, 10 01 11 | inegai | 1 |
| | | 1 (ARFM supported) | 00, 01, 10 or 11 | RFMab / RFMpb | |

NOTE 1 These cases are marked as 'Illegal' because HBM3 DRAMs not supporting Adaptive RFM do not support the selection of an ARFM level via MR8 OP[:4] and therefore define these bits as RFU which implies that the only supported setting for these bits is 00.

NOTE 2 Adaptive RFM enables an HBM3 DRAM shipped with RFM = 0 (RFM not required) to override the initial setting and enable Adaptive RFM by programming a non-default RFM level.

6.3.3 Column Commands

The column commands consist of CNOP, Read, Read with Auto Precharge, Write, Write with Auto Precharge, MRS. The column commands utilize C[7:0] inputs. All column commands are transmitted in a single clock cycle.

6.3.3.1 Column No Operation (CNOP)

The COLUMN NO OPERATION (CNOP) command is a 1-cycle command as shown in Figure 29 and is used to instruct the HBM3 DRAM to perform a NOP as the column command; this prevents unwanted column commands from being registered during idle or wait states. Operations already in progress are not affected.

Parity is evaluated with the CNOP command when the parity calculation is enabled in the Mode Register.

CNOP is assumed for the C[7:0] inputs on subsequent timing diagrams unless other column commands are explicitly shown.





Figure 29 — CNOP Command

6.3.3.2 Read Command (RD, RDA)

A read burst is initiated with a READ command; READ is an one-cycle command received on the column command inputs C[7:0] and latched with the rising and falling CK clock edges as shown in Figure 30. The bank, PC, SID and column addresses are provided with the READ command and auto precharge is either enabled or disabled for that access.

Parity is evaluated with the READ command when CA parity is enabled in the Mode Register.



NOTE 1 BA = Bank Address; CA = Column Address; SID = Stack ID; PC = Pseudo Channel 0 or 1; NOTE 2 EN AP = Enable Auto Precharge; DIS AP = Disable Auto Precharge

Figure 30 — READ Command

The length of the burst initiated with a READ command is eight. The column address is unique for the burst eight. There is no interruption nor truncation of read bursts.

The read latency (RL) is defined from the rising CK edge on which the READ command is issued to the rising CK edge from which the t_{DQSS} delay is measured, and the RL field of MR2 OP[7:0] (see Table 13). The first valid data is available RL × $t_{CK} + t_{DQSS} + t_{WDQS2DQ_O} + t_{DQSQ}$ after the rising CK edge when the READ command was issued.

The write strobe(WDQS) is the source to trigger read data (DQ, DBI, ECC, SEV) and the read data strobe. The output drivers are enabled and begin driving either HIGH or LOW nominally two RDQS pulses (odd bytes) and one RDQS pulses (even bytes) prior to the first valid data bit. Bus pre-condition is Low regardless of RDBI enabled and disabled modes on a first READ command.

The output drivers will drive Hi-Z nominally one-half of RDQS pulse or less after the completion of the burst provided no other READ command has been issued.

6.3.3.2 Read Command (RD, RDA) (cont'd)

The write data strobe should be provided with a fixed four-pulse preamble and fixed two-pulse postamble before The read data strobe start to toggle because RDQS is generated from WDQS. The first WDQS edge occurs (RL-2) \times t_{CK} + t_{DQSS}. The read data strobe provides a fixed two-pulse preamble and fixed two-pulse postamble; the first RDQS edge occurs (RL-1) \times t_{CK} + t_{DQSS} + t_{WDQS2DQ_O} after the rising CK edge when the READ command was issued. The first data bit of the read burst is synchronized with the third rising edge of the RDQS strobe. Each subsequent data-out is edge-aligned with the data strobe. Timings for the data strobe are measured relative to the crosspoint of RDQS t and its complement, RDQS c.

6.3.3.2.1 Clock to Write Data Strobe Timings

The Write Data Strobe(WDQS) to Clock(CK) relationship is shown in Figure 31. Related parameters:

- t_{DOSS}(min/max) describes the allowed range for rising or falling WDQS edge relative to CK.
- t_{DOSS} is the actual position of a WDQS edge relative to CK.
- t_{WOSH} describes the WDQS HIGH pulse width
- t_{WOSL} describes the WDQS LOW pulse width

6.3.3.2.2 Write Data Strobe and Data Out Timings

The Write Data Strobe to Read Data Strobe(RDQS) relationship is shown in Figure 31. Related parameters:


- t_{WDQS2DQ_O}(min/max) describes the allowed range for a rising or falling RDQS edge relative to WDOS.
- t_{WDOS2DO O} is the actual position of a RDQS edge relative to WDQS.
- t_{OSH} describes the RDQS HIGH pulse width.
- t_{OSL} describes the RDQS LOW pulse width.
- t_{LZ}(min/max) describe the allowed range for the data output Hi-Z to low impedance transition relative to WDOS.
- t_{HZ}(min/max) describe the allowed range for the data output low impedance to Hi-Z transition relative to WDOS.

6.3.3.2.3 Read Data Strobe and Data Out Timings

The Read Data Strobe(RDQS) to Data Out(DQ, ECC, SEV, DBI) relationship is shown in Figure 31. Related parameters:

- tDQSQ describes the latest valid transition of any associated DQ or ECC or SEV or DBI pin for both rising and falling RDQS edges.
- tQH describes the earliest invalid transition of any associated DQ or ECC or SEV or DBI pin for both rising and falling RDQS edges.
- tQW describes the valid data output window of any associated DQ or ECC or SEV or DBI pin for both rising and falling RDQS edges.
- tDQ2DQ describes Read DQ to DQ skew of any associated DQ or ECC or SEV or DBI pin for both rising and falling RDQS edges.

6.3.3.2.3 Read Data Strobe and Data Out Timings (cont'd)




- NOTE 1 $t_{WDQS2DQ\ O}$ may span multiple clock periods.
- NOTE 2 A burst length of 8 is shown.
- NOTE 3 Early/late data transition of a DQ or SEV or ECC or DBI can vary within a burst.
- NOTE 4 Da...a+7 = data-out for READ command a.
 - D = last data-out from previous READ command (not if first READ after reset, MRS, self refresh or write-to-read).
- NOTE 5 t_{WPRE2} = Read preamble for WDQS, t_{WPST2} = Read postamble for WDQS
- NOTE 6 t_{RPRE} = Read preamble for RDQS, t_{RPST} = Read postamble for RDQS

Figure 31 — Clock to RDQS and Data Out Timings

6.3.3.2.4 Read Operation


Single read bursts are shown in Figure 32 for BL=8.



- NOTE 1 BAx = bank address x; CAa = column address a.
- NOTE 2 RL = 6 is shown as an example.
- NOTE 3 DATA = DQ[31:0]. DBI[3:0], ECC[1:0]. SEV[1:0] for P C0, and DQ[63:32], DBI[7:4], ECC[3:2]. SEV[3:2] for PC1. WDQS_t/_c is WDQS0_t/_c for PC0, and WDQS1_t/_c for PC1. RDQS t/_c is RDQS0_t/_c for PC0, and RDQS1_t/_c for PC1.
- NOTE 4 Da...a+7 = data-out for READ command a.
 - D = last data-out from previous READ command (not if first REA D after reset, MRS, self refresh or write-to-read).
- NOTE 5 $t_{\text{WDOS2DO O}} = 0$ and nominal t_{OW} is shown for illustration purposes.
- NOTE 6 RDBI could be on or off and is controlled with MR0 OP0.

Figure 32 — Single Read Burst with BL=8

Data from any read burst may be concatenated with data from a subsequent READ command. A continuous flow of data can be maintained as shown in Figure 33. The first data element from the new burst follows the last element of a completed burst. The new READ command should be issued after the previous READ command according to the t_{CCD} timing. If that READ command is to another idle bank then an ACTIVATE command must precede the READ command and t_{RCDRD} also must be met.




- NOTE 1 BAx = bank address x; CAa,b = column address a,b.
- NOTE 2 RL = 6 is shown as an example.
- NOTE 3 DATA = DQ[31:0]. DBI[3:0], ECC[1:0]. SEV[1:0] for PC0, and DQ[63:32], DBI[7:4], ECC[3:2]. SEV[3:2] for PC1. WDQS_t/_c is WDQS0_t/_c for PC0, and WDQS1_t/_c for PC1. RDQS t/ c is RDQS0_t/_c for PC0, and RDQS1_t/_c for PC1.
- NOTE 4 Da,Da+1..Da+7,Db,Db+1..Db+7 = output data for READ commands a,b.

 D = last data-out from previous READ command (not if first READ after reset, MRS, self refresh or write-to-read).
- NOTE 5 $t_{\text{WDOS2DO}} = 0$ and nominal t_{OW} is shown for illustration purposes.
- NOTE 6 RDBI could be on or off and is controlled with MR0 OP0.

Figure 33 — Seamless Read Bursts with BL=8


Examples of non-seamless read bursts are shown in Figure 34 for t_{CCD}=3 and Figure 35 for t_{CCD}=4. The RDQS pulse at clock edge T8 in Figure 34 represents the read postamble of the first read burst as well as the read preamble of the second read burst. The chosen t_{CCD} value leads to a continuous series of RDQS pulses over both read bursts, and the data bus does not return to Hi-Z between the read bursts (for odd bytes), and the last data out of the first read burst (Da+7) is re-driven at the RDQS at clock edge T8+a half (for even bytes) preceding the second read burst.

With t_{CCD}=4 as shown in Figure 35 the timing of each of the two read bursts is identical to a single read burst as shown in Figure 32. The data bus returns to Hi-Z between the read bursts, and the last data out of the first read burst (Da+7) is re-driven at the RDQS pulse at clock edge T9 (for odd bytes) and T9+a half (for even bytes) preceding the second read burst.



- NOTE 1 BAx = bank address x; CAa,b = column address a,b.
- NOTE 2 RL = 6, $t_{CCD} = 3$ are shown as an example.
- NOTE 3 DATA = DQ[31:0]. DBI[3:0], ECC[1:0]. SEV[1:0] for P C0, and DQ[63:32], DBI[7:4], ECC[3:2]. SEV[3:2] for P C1. WDQS_t/_c is WDQS0_t/_c for PC0, and WDQS1_t/_c for PC1. RDQS t/_c is RDQS0_t/_c for PC0, and RDQS1_t/_c for PC1.
- NOTE 4 Da,Da+1..Da+7,Db,Db+1..Db+7 = output data for READ commands a,b.
- D = last data-out from previous READ command (not if first READ after reset, MRS, self refresh or write-to-read).
- NOTE 5 $t_{WDQS2DQ\ O} = 0$ and nominal t_{QW} is shown for illustration purposes.
- NOTE 6 RDBI could be on or off and is controlled with MR0 OP0.

Figure 34 — Non-Seamless Read Bursts with t_{CCD}=3 and BL=8




- NOTE 1 BAx = bank address x; CAa,b = column address a,b.
- NOTE 2 RL = 6, t_{CCD} =4 are shown as an example.
- NOTE 3 DATA = DQ[31:0]. DBI[3:0], ECC[1:0]. SEV[1:0] for PC0, and DQ[63:32], DBI[7:4], ECC[3:2]. SEV[3:2] for PC1. WDQS_t/_c is WDQS0_t/_c for PC0, and WDQS1_t/_c for PC1. RDQS_t/_c is RDQS0_t/_c for PC0, and RDQS1_t/_c for PC1.
- NOTE 4 Da,Da+1..Da+7,Db,Db+1..Db+7 = output data for READ commands a,b.

 D = last data-out from previous READ command (not if first READ after reset, MRS, self refresh or write-to-read).
- NOTE 5 $t_{WDQS2DQ\ O} = 0$ and nominal t_{QW} is shown for illustration purposes.
- NOTE 6 RDBI could be on or off and is controlled with MR0 OP0.

Figure 35 — Non-Seamless Read Burst with t_{CCD}=4 and BL=8


A WRITE can be issued any time after a READ command as long as the bus turnaround time t_{RTW} is met as shown in Figure 36. If that WRITE command is to another idle bank, then an ACTIVATE command must precede the WRITE command and t_{RCDWR} also must be met.



- NOTE 1 BAx = bank address x; CAa = column address a.
- NOTE 2 RL=6 and WL=5 are shown as examples.
- NOTE 3 DATA = DQ[31:0]. DBI[3:0], ECC[1:0]. SEV[1:0] for PC0, and DQ[63:32], DBI[7:4], ECC[3:2]. SEV[3:2] for PC1. WDQS_t/_c is WDQS0_t/_c for PC0, and WDQS1_t/_c for PC1. RDQS_t/_c is RDQS0_t/_c for PC0, and RDQS1_t/_c for PC1.
- NOTE 4 Da...a+7 = data-out for READ command a.
 - D = last data-out from previous READ command (not if first READ after re set, MRS, self refresh or write-to-read).
- NOTE 5 Db...b+7 = data-in for WRITE command b.
- NOTE 6 $t_{WDQS2DQ\ O} = 0$ and nominal t_{QW} is shown for illustration purposes.
- NOTE 7 t_{RTW} is not a device limit but determined by the system bus turnaround time.
- NOTE 8 RDBI and WDBI could be on or off. RDBI is controlled with MR0 OP0, and WDBI is controlled with MR0 OP1.

Figure 36 — Read to Write

A PRECHARGE can be issued t_{RTP} after the READ command as shown in Figure 37. After the PRECHARGE command, a subsequent ACTIVATE command to the same bank cannot be issued until t_{RP} is met.



- NOTE 1 BAx = bank address x; CAa = column address a.
- NOTE 2 RL = 6 is shown as an example.
- NOTE 3 DATA = DQ[31:0]. DBI[3:0], ECC[1:0]. SEV[1:0] for P C0, and DQ[63:32], DBI[7:4], ECC[3:2]. SEV[3:2] for P C1. WDQS_t/_c is WDQS0_t/_c for PC0, and WDQS1_t/_c for PC1. RDQS_t/_c is RDQS0_t/_c for PC0, and RDQS1_t/_c for PC1.
- NOTE 4 Da...a+7 = data-out for READ command a.
 - D = last data-out from previous READ command (not if first READ after reset, MRS, self refresh or write-to-read).
- NOTE 5 $t_{WDQS2DQ\ O} = 0$ and nominal t_{QW} is shown for illustration purposes.
- NOTE 6 $t_{RTP} = 1$ nCK is shown as an example. $t_{RTP} = t_{RTPL}$ when bank groups are enabled and the PRECHARGE command accesses the same bank; otherwise $t_{RTP} = t_{RTPS}$.
- NOTE 7 RDBI could be on or off and is controlled with MR0 OP0.

Figure 37 — Read to Precharge

6.3.3.2.5 Per-Signal-Group for Read De-Skew

The internal WDQS clock tree is optimized for lowest signal skew among signals within a group as outlined in Table 38. The grouping is aligned with the physical location of signals in a DWORD (see HBM3 Ballout) with no lane being repaired.

Each group contains 6 to 8 signals. The internal WDQS clock tree however compensates the different loading by e.g. adding dummy loads. The per-group de-skew is also deterministic and not frequency dependent. A larger signal skew should be expected between different groups. A per-group de-skew is recommended to achieve the largest signaling margin for read data.

In this context, RDQS t and RDQS c are treated as regular out signals within group T4.


Table 38 — Signal Groups for Read Data De-Skew

| Group | Signal List (DWORD0) | Signal List (DWORD1) | | | | | |
|-------|-------------------------------------|-------------------------------------|--|--|--|--|--|
| | | | | | | | |
| T0 | DQ0, DQ1, DQ2, DQ8, DQ9, DQ10, | DQ32, DQ33, DQ34, DQ40, DQ41, DQ42, | | | | | |
| | ECC0, ECC1 | ECC2, ECC3 | | | | | |
| T1 | DQ3, DQ4, DQ11, DQ12, | DQ35, DQ36, DQ43, DQ44, | | | | | |
| | RD0, DPAR0 | RD2, DPAR1 | | | | | |
| T2 | DQ5, DQ6, DQ7, DQ13, DQ14, DQ15, | DQ37, DQ38, DQ39, DQ45, DQ46, DQ47 | | | | | |
| | DBI0, DBI1 | DBI4, DBI5 | | | | | |
| T3 | DQ16, DQ17, DQ18, DQ24, DQ25, DQ26, | DQ48, DQ49, DQ50, DQ56, DQ57, DQ58, | | | | | |
| | SEV0, SEV1 | SEV2, SEV3 | | | | | |
| T4 | DQ19, DQ20, DQ27, DQ28, | DQ51, DQ52, DQ59, DQ60, | | | | | |
| | RD1, RDQS0_t, RDQS0_c | RD3, RDQS1_t, RDQS1_c | | | | | |
| T5 | DQ21, DQ22, DQ23, DQ29, DQ30, DQ31, | DQ53, DQ54, DQ55, DQ61, DQ62, DQ63, | | | | | |
| | DBI2, DBI3 | DBI6, DBI7 | | | | | |

6.3.3.3 Write Command (WR, WRA)

A Write burst is initiated with a WRITE command. WRITE is a one-cycle command received on the column command inputs C[7:0] and latched with the rising and falling CK clock edges as shown in Figure 38. The bank, PC, SID and column addresses are provided with the WRITE command and auto precharge is either enabled or disabled for that access.

Parity is evaluated with the WRITE command when CA parity is enabled in MR0 (Table 11).



NOTE 1 BA = Bank Address; CA = Column Address; SID = Stack ID; PC = Pseudo Channel 0 or 1;

NOTE 2 EN AP = Enable Auto Precharge; DIS AP = Disable Auto Precharge

Figure 38 — Write Command

The length of the burst initiated with a WRITE command is eight. The column address is unique for this burst of eight. There is no interruption nor truncation of write bursts.

The write latency (WL) is defined from the rising CK edge on which the WRITE command is issued to the rising CK edge from which the t_{DQSS} delay is measured, and the WL field of MR1 OP[4:0]. The first valid data must be driven WL \times t_{CK} + t_{DQSS} after the rising CK edge when the WRITE command was issued.

The write data strobe provides a fixed two-pulse preamble and two-pulse postamble; the first WDQS edge must be driven (WL-1) \times t_{CK} + t_{DOSS} after the rising CK edge when the WRITE command was issued.

The HBM3 uses an un-matched WDQS-DQ path, so WDQS must stay within t_{DQSS} and the DQ can be trained to stay center aligned to the WDQS with satisfying t_{DIVW} . The DQ-data must be held for t_{DIVW} (data input valid window) and the WDQS can be periodically trained to stay center aligned to DQ in the t_{DIVW} window to compensate for timing changes due to temperature and voltage variation. Burst data is captured by the HBM on successive edges of WDQS until the burst length is complete. Pin timings for the data strobe are measured relative to the crosspoint of WDQS_t and its complement, WDQS_c.

6.3.3.3.1 Clock to Write Data Strobe Timings

The clock to write data strobe (WDQS) relationship is shown in Figure 39. Related parameters:

- t_{DOSS}(min/max) describes the allowed range for a rising or falling WDQS edge relative to CK.
- t_{DOSS} is the actual position of a WDQS edge relative to CK.
- t_{WOSH} describes the WDQS HIGH pulse width.
- t_{WOSL} describes the WDQS LOW pulse width.

6.3.3.3.2 Write Data Strobe and Data In Timings

The write data strobe (WDQS) to data in relationship is shown in Figure 39. Related parameters:

- t_{WDOS2DO I} describes the allowed range for a DQ to a rising or falling WDQS edge.
- t_{DIVW} describes allowed range for receiver minimum setup/hold time for sampling at DQ.
- V_{DIVW} describes allowed range for receiver voltage peak to peak size.





Figure 39 — Clock to WDQS and Data Input Timings

6.3.3.3.3 Write Operation


Single write bursts are shown in Figure 40.



- NOTE 1 BAx = bank address x; CAa = column address a.
- NOTE 2 WL = 4 is shown as an example.
- NOTE 3 DATA = DQ[31:0]. DBI[3:0], ECC[1:0] for PC0, and DQ[63:32], DBI[7:4], ECC[3:2] for PC1. DPAR = DPAR 0 for PC0 and DPAR1 for PC1 (if applicable). WDQS_t/_c is WDQS0_t/_c for PC0, and WDQS1_t/_c for PC1..
- NOTE 4 Da...Da+7 = data-in for WRITE command a.
- NOTE 5 $t_{DQSS} = 0$ is shown for illustration purposes.
- NOTE 6 WDBI could be on or off and is controlled with MR0 OP1.

Figure 40 — Single Write Burst with BL=8

Data from any write burst may be concatenated with data from a subsequent WRITE command. A continuous flow of data can be maintained as shown in Figure 41. The first data element from the new burst follows the last element of a completed burst. The new WRITE command should be issued after the previous WRITE command according to the t_{CCD} timing. If that WRITE command is to another idle bank then an ACTIVE command must precede the WRITE command and t_{RCDWR} also must be met.




- NOTE 1 BAx = bank address x; CAa = column address a.
- NOTE 2 WL = 4 is shown as an example.
- NOTE 3 $t_{CCD} = t_{CCDS}$ when bank groups is disabled or the second WRITE is to a different bank group, otherwise $t_{CCD} = t_{CCDL}$.
- NOTE 4 DATA = DQ[31:0], DBI[3:0], ECC[1:0] for PC0 and DQ[63:32], DBI[7:4], ECC[3:2] for PC1.

 DPAR = DPAR0 for PC0 and DPAR1 for PC1 (if applicable).

 WDQS t/ c is WDQS0 t/ c for PC0 and WDQS1 t/ c for PC1.
- NOTE 5 Da...Da+7 = data-in for WRITE command a, Db...Db+7 = data-in for WRITE command b
- NOTE 6 $t_{DQSS} = 0$ And $t_{CCDS} = 2$ are shown for illustration purposes.
- NOTE 7 WDBI could be on or off and is controlled with MR0 OP1.

Figure 41 — Seamless Write Bursts with BL=8


Examples of non-seamless write bursts are shown in Figure 42.



- NOTE 1 BAx = bank address x; CAa = column address a.
- NOTE 2 WL = 4 is shown as an example.
- NOTE 3 $t_{CCD} = t_{CCDS}$ when bank groups is disabled or the second WRITE is to a different bank group, otherwise $t_{CCD} = t_{CCDL}$.
- NOTE 4 DATA = DQ[31:0], DBI[3:0], ECC[1:0] for PC0 and DQ[63:32], DBI[7:4], ECC[3:2] for PC1. DPAR = DPAR0 for PC0 and DPAR1 for PC1 (if applicable). WDQS_t/_c is WDQS0_t/_c for PC0, and WDQS1_t/_c for PC1.
- NOTE 5 Da...Da+7 = data-in for WRITE command a, Db...Db+7 = data-in for WRITE command b.
- NOTE 6 $t_{DQSS} = 0$ And $t_{CCDS} = 3$ are shown for illustration purposes.
- NOTE 7 WDBI could be on or off and is controlled with MR0 OP1.

Figure 42 — Non-Seamless Write Bursts

A READ can be issued any time after a WRITE command as long as the bus turnaround time t_{WTR} is met as shown in Figure 43. If that READ command is to another idle bank, then an ACTIVATE command must precede the READ command and t_{RCDRD} also must be met. The bus is preconditioned for the first read burst by being driven LOW two RDQS pulses (Odd bytes) and one RDQS pulse (Even bytes) prior to the first valid data element of the read burst regardless whether RDBI is enabled in MR0 or not.




- NOTE 1 BAx = bank address x; CAa,b = column address a,b.
- NOTE 2 WL = 4 and RL = 6 are shown as examples.
- NOTE 3 DATA = DQ[31:0], DBI[3:0], ECC[1:0], SEV[1:0] for PC0, and DQ[63:32], DBI[7:4], ECC[3:2], SEV[3:2] for PC1. DPAR = DPAR0 for PC0 and DPAR1 for PC1 (if applicable).

 WDQS_t/_c is WDQS0_t/_c for PC0 and WDQS1_t/_c for PC1.

 RDQS t/ c is RDQS0 t/ c for PC0 and RDQS1 t/ c for PC1.
- NOTE 4 Da...Da+7 = data-in for WRITE command b. Db...Db+7 = data-out for READ command a.
- NOTE 5 $t_{WDQS2DQ~O}$, $t_{DQSS} = 0$ and nominal t_{QW} is shown for illustration purposes.
- NOTE 6 $t_{WTR} = t_{WTRL}$ when bank groups is enabled and both WRITE and READ access banks in the same bank group, otherwise $t_{WTR} = t_{WTRS}$.
- NOTE 7 WDBI could be on or off and is controlled with MR0 OP1.
- NOTE 8 READ operation shown with RDBI enabled. RDBI is enabled/disabled with MR0 OP0.

Figure 43 — Write to Read

The write recovery time t_{WR} must have elapsed before a PRECHARGE command can be issued to that bank as shown in Figure 44; the t_{WR} interval begins with the completion of the write burst at WL + BL/4 clock cycles after the WRITE command was issued. Also, t_{RAS} must be met when the PRECHARGE is issued. After the PRECHARGE command, a subsequent ACTIVATE command to the same bank cannot be issued until t_{RP} is met.



- NOTE 1 BAx = bank address x; CAa = column address a.
- NOTE 2 WL = 4 is shown as an example.
- NOTE 3 DATA = DQ[31:0], DBI[3:0], ECC[1:0] for PC0, and DQ[63:32], DBI[7:4], ECC[3:2] for PC1. DPAR = DPAR0 for PC0 and DPAR1 for PC1 (if applicable). WDQS_t/_c is WDQS0_t/_c for PC0 and WDQS1_t/_c for PC1
- NOTE 4 Da...Da+7 = data-in for WRITE command a.
- NOTE 5 $t_{DOSS} = 0$ is shown for illustration purposes.
- NOTE 6 WDBI could be on or off and is controlled with MR0 OP1.

Figure 44 — Write to Pre-charge

6.3.3.4 Per-Signal-Group for Write De-Skew

The internal WDQS clock tree is optimized for lowest signal skew among signals within a group as outlined in Table 39. The grouping is aligned with the physical location of signals in a DWORD (see HBM3 Ballout) with no lane being repaired.

Each group contains 5 to 8 signals. The internal WDQS clock tree however compensates the different loading by e.g. adding dummy loads. The per-group de-skew is also deterministic and not frequency dependent. A larger signal skew should be expected between different groups. A per-group de-skew is recommended to achieve the largest signaling margin for write data.


Table 39 — Signal Groups for Write Data De-Skew

| Group | Signal List (DWORD0) | Signal List (DWORD1) |
|-------|--|--|
| T0 | DQ0, DQ1, DQ2, DQ8, DQ9, DQ10, ECC0, ECC1 | DQ32, DQ33, DQ34, DQ40, DQ41, DQ42, ECC2, ECC3 |
| T1 | DQ3, DQ4, DQ11, DQ12, RD0, DPAR0 | DQ35, DQ36, DQ43, DQ44, RD2, DPAR1 |
| T2 | DQ5, DQ6, DQ7, DQ13, DQ14, DQ15, DBI0, DBI1 | DQ37, DQ38, DQ39, DQ45, DQ46, DQ47 DBI4, DBI5 |
| Т3 | DQ16, DQ17, DQ18, DQ24, DQ25, DQ26 | DQ48, DQ49, DQ50, DQ56, DQ57, DQ58 |
| T4 | DQ19, DQ20, DQ27, DQ28, RD1 | DQ51, DQ52, DQ59, DQ60, RD3 |
| T5 | DQ21, DQ22, DQ23, DQ29, DQ30, DQ31, DBI2, DBI3 | DQ53, DQ54, DQ55, DQ61, DQ62, DQ63, DBI6, DBI7 |

6.3.3.4 Mode Register Set (MRS) Command

The MODE REGISTER SET (MRS) command is a 1-cycle command as shown in Figure 45 and is used to load the Mode Registers of the HBM3 DRAM. The command is received on the column command inputs C[7:0] and requires an RNOP command on the row command inputs R[9:0].

Inputs MA[4:0] select one of the sixteen Mode Registers, and inputs OP[7:0] determine the opcode to be loaded. Refer to the Mode Registers clause for the register definition.




NOTE 1 MA = Mode Register Address; OP = Opcode; V = Valid (H or L)

Figure 45 — Mode Register Set Command (MRS)

The MODE REGISTER SET (MRS) command can only be issued when all banks are idle and the time t_{RDMRS} from a preceding READ command has elapsed. The MRS command cycle time t_{MRD} is required to complete the write operation to the Mode Register and is the minimum time required between two MRS commands. The MRS command to Non-MRS command delay, t_{MOD} , is required by the HBM3 DRAM to update the features, and is the minimum time required from an MRS command to a non-MRS command excluding RNOP and CNOP.

Parity is evaluated with the MODE REGISTER SET command when CA parity has already been enabled in the Mode Register prior to this MODE REGISTER SET command. When CA parity is enabled by a MODE REGISTER SET command, the HBM3 DRAM requires all subsequent commands including RNOP and CNOP to be issued with correct parity until t_{MOD} has expired for the MODE REGISTER SET command that disables CA parity.

6.3.3.4 Mode Register Set (MRS) Command (cont'd)



Valid = Any row command allowed in bank idle state

Figure 46 — Mode Register Set Timings

6.3.4 Power-Mode Commands

6.3.4.1 Power-Down (PDE, PDX)

HBM3 devices enter Power-down with a Power-down Entry command as shown in Figure 47.




Figure 47 — Power-Down Entry Command

Power-down Entry must not be issued when read or write operations are in progress on either PC. A read operation is completed when the last data element including parity (when enabled) and RDQS postamble has been transmitted on the outputs. A write operation is completed when the last data element including parity (when enabled) has been written to the memory array with two satisfied; for writes with autoprecharge, the number of clock cycles programmed in the mode register for WR must have elapsed instead.

Power-down Entry can be issued while any other operations such as row activation, precharge, auto precharge, or refresh are in progress, but the power-down IDD specification will not apply until such operations are complete.

If power-down occurs when all banks are idle, this mode is referred to as precharge power-down; if power-down occurs when there is a row active in any bank, this mode is referred to as active power-down.

To ensure that there is enough time to internally process the power-down entry, POWER DOWN ENTRY and CNOP commands have to be maintained for t_{CPDED} period. Also, the CK clock must be held stable for t_{CKPDE} cycle.

Once t_{CPDED} and t_{CKPDE} have been met, the pins shall have the following states (see Table 40):

- The RESET_n and R0 receiver remains active; RESET_n = HIGH and R0 = LOW must be maintained to keep the HBM3 DRAM in power-down;
- The CK clock receiver remains active. The clock may be stopped with CK_t and CK_c being driven to static LOW and HIGH levels, respectively; in that case the clock must be stable again with t_{CH}(min) and t_{CL}(min) satisfied at least t_{CKPDX} cycles prior to power-down exit;
- WDQS_t = static LOW and WDQS_c = static HIGH levels must be maintained, respectively;
- RDQS_t and RDQS_c continue driving static LOW and HIGH levels, respectively;
- AERR, DERR continue driving static LOW levels;
- TEMP and CATTRIP continue driving valid HIGH or LOW levels;
- All other input and output buffers are deactivated.

No refresh operations are performed in power-down mode. The maximum duration in power-down mode is limited by the refresh requirements of the device.


While in power-down the device will maintain the internal DBI state for the DBI(ac) calculation when DBI is enabled in the Mode Register. The device will also continue driving RDQS_t and RDQS_c to LOW and HIGH static levels, respectively, and TEMP and CATTRIP to valid HIGH or LOW levels.

Power-down is synchronously exited when R0 is registered HIGH (in conjunction with CNOP commands). A valid executable command may be applied t_{XP} cycles later. The minimum power-down duration is specified by t_{PD} .

If CA parity is enabled, parity is evaluated for the POWER-DOWN ENTRY command. The HBM3 device requires PDE and CNOP commands with valid parity for the entire t_{CPDED} period, while it will suspend parity checking after power-down entry and drive AERR to a static LOW. DERR remains LOW as there are no data bursts in progress at this time.

Parity is not evaluated for the POWER-DOWN EXIT command. The HBM3 device requires RNOP and CNOP commands with valid parity for the entire t_{XP} period, while within t_{XP} period it will resume parity checking and indicating parity errors on AERR. DERR remains LOW as there are no data bursts in progress at this time.

Power-down is entered when R[3:0] are registered HIGH, LOW, HIGH, LOW along with CNOP commands as shown in Figure 48. PDE and CNOP commands are required for t_{CPDED} period after power-down entry.




- NOTE 1 Only PDE and CNOP commands are allowed during t_{CPDED} period. PDX, RNOP and CNOP commands are allowed during t_{XP} periods.
- NOTE 2 Write bursts must have been completed with two satisfied prior to power-down entry.
- NOTE 3 Read bursts must have been completed with t_{RDPDE} satisfied prior to power-down entry.
- NOTE 4 Address inputs are "Don't Care" for power-down entry and exit.
- NOTE 5 AERR, DERR are driven LOW when parity check is suspended during power-down. Signals are shown with $t_{PARAC}=0$ and $t_{PARDQ}=0$ for illustration purpose.
- NOTE 6 The CK clock may be stopped during power-down as shown, or toggling.
- NOTE 7 t_{CKPDE} means valid CK clocks required after first power-down entry.
- NOTE 8 t_{CKPDX} means valid CK clocks required before power-down exit.
- NOTE 9 Second PDE and third PDE after first PDE are treated as a RNOP and does not issue a power down entry.

Figure 48 — Power-Down Entry and Exit

Table 40 — Pin State Description in Power Down

| Pin Group | Pin State | | | | | |
|--|-----------------|--|--|--|--|--|
| RESET_n | Н | | | | | |
| CK_t, CK_c | L/H or Toggling | | | | | |
| R0 | L | | | | | |
| R[9:1] | X | | | | | |
| C[7:0] | X | | | | | |
| APAR, ARFU | X | | | | | |
| AERR | L | | | | | |
| DQ, DBI, ECC, SEV, DPAR | X | | | | | |
| WDQS_t, WDQS_c | L/H | | | | | |
| RDQS_t, RDQS_c | L/H | | | | | |
| DERR | L | | | | | |
| TEMP, CATTRIP | V | | | | | |
| NOTE 1 For the pin state description, the following definitions apply: a) "L" is defined as "LOW", and "H" is defined as "HIGH" b) "X" is defined as "Don't Care", and "V" is defined as "Valid" | | | | | | |




NOTE 1 PRE indicates the internal auto-precharge for RDA commands.

Figure 49 — READ or READ with Auto Precharge to Power-Down Entry Timing

NOTE 2 BL = 8, RL = 6 and PL = 1 are shown as examples.

NOTE 3 R0 must be used for command except for PDE or address until the end of the read burst operation.



- NOTE 1 PRE indicates the internal auto-precharge for WRA commands.
- NOTE 2 BL = 8, WL = 4 and PL = 1 are shown as examples.
- NOTE 3 R0 must be used for address until the end of the write burst operation.
- NOTE 4 t_{WR} is the analog value used with WR commands.
- NOTE 5 nWR is the number of clock cycles programmed for WR in the Mode Register and used with WRA commands.

Figure 50 — WRITE or WRITE with Auto Precharge to Power-Down Entry Timing





Figure 51 — MODE REGISTER SET to Power-Down Entry Timing



NOTE 1 Upon power-down entry the clock must be kept active for the number of clock cycles programmed for RAS in the Mode Register.

Figure 52 — ACTIVATE to Power-Down Entry Timing




Figure 53 — REFRESH or PER-BANK REFRESH to Power-Down Entry Timing




Figure 54 — PRECHARGE to Power-Down Entry Timing

6.3.4.2 Self Refresh (SRE, SRX)

Self refresh can be used to retain data in the HBM3 device, even if the rest of the system is powered down. When in the self refresh mode, the HBM3 device retains data without external clocking. The command is received on the row command inputs R[9:0] as shown in Figure 55 and requires a CNOP command on the column command inputs C[7:0].




Figure 55 — Self-Refresh Entry Command

Self refresh entry is only allowed when all banks in both pseudo channels are precharged with tRP satisfied, the last data elements from a preceding READ command have been pushed out (t_{RDSRE}), or t_{MOD} from a preceding MODE REGISTER SET command is met. PDE and CNOP commands are required after entering self refresh mode until t_{CPDED} is met.

Once the SELF REFRESH-ENTRY command is registered, R0 must be held LOW to keep the device in self refresh mode. For proper self refresh operation, all power supply pins (VDDC, VDDQ, VPP, VDDQL) must be at valid levels. The HBM3 device initiates a minimum of one internal refresh within t_{CKSR} period once it enters self refresh mode.

The clocks are internally disabled during self refresh operation to save power. The minimum time that the HBM3 device must remain in self refresh mode is t_{CKSR} . The user may halt the external clock or change the external clock frequency t_{CKSRE} after self refresh entry is registered. However, the clock must be restarted and stable t_{CKSRX} before the device can exit self refresh operation.

To ensure that there is enough time to internally process the self refresh entry, POWER DOWN ENTRY and CNOP commands have to be maintained for t_{CPDED} period following the SELF REFRESH ENTRY command. Also, the CK clock must be held stable for t_{CKSRE} cycle.

Once t_{CPDED} and t_{CKSRE} have been met, the pins shall have the following states (see Table 41):

6.3.4.2 Self Refresh (SRE, SRX) (cont'd)

- The RESET_n and R0 receiver remains active; RESET_n = HIGH and R0 = LOW must be maintained to keep the HBM3 DRAM in self refresh;
- The CK clock receiver is disabled; the clock may be stopped, or the clock frequency may be changed; MRS required to set after t_{XSMRSF} in case of frequency changed; the clock must be stable again with t_{CH}(min) and t_{CL}(min) satisfied at least t_{CKSRX} cycles prior to self refresh exit;
- WDQS t = static LOW and WDQS c = static HIGH levels must be maintained, respectively;
- RDQS t and RDQS c continue driving static LOW and HIGH levels, respectively;
- AERR, DERR continue driving static LOW levels;
- TEMP and CATTRIP continue driving valid HIGH or LOW levels;
- All other input and output buffers are deactivated.


If CA parity is enabled, parity is evaluated for the SELF REFRESH ENTRY command. The HBM3 device requires PDE and CNOP commands with valid parity for the entire t_{CPDED} period, while it will suspend parity checking after self refresh entry and drive AERR to a static LOW. DERR remains LOW as there are no data bursts in progress at this time.

Parity is not evaluated for the SELF REFRESH EXIT command. The HBM3 device requires RNOP and CNOP commands with valid parity for the entire $t_{\rm XS}$ period, while within $t_{\rm XS}$ period it will resume parity checking and indicating parity errors on AERR. DERR remains LOW as there are no data bursts in progress at this time.

The procedure for exiting self refresh requires a sequence of events. First, the CK clock must be stable prior to R0 going back HIGH. A delay of at least $t_{\rm XS}$ must be satisfied before a valid command can be issued to the device to allow for completion of any internal refresh in progress.

Upon exit from self refresh, the HBM3 device can be put back into self refresh mode after waiting at least t_{XS} period.

6.3.4.2 Self Refresh (SRE, SRX) (cont'd)



- NOTE 1 Only PDE and CNOP commands are allowed during t_{CPDED} period. Only RNOP and CNOP commands are allowed during t_{XS} periods, except for MRS commands which are allowed t_{XSMRS}(or t_{XSMRSF} when in case of frequency changed, t_{XSMRSF} can be required longer than t_{XS}) after self-refresh exit.
- NOTE 2 Write bursts must have been completed with t_{RP} satisfied prior to self-refresh entry.
- NOTE 3 Read bursts must have been completed with t_{RDSRE} satisfied prior to self-refresh entry.
- NOTE 4 Address inputs are "Don't Care" for self-refresh entry and exit.
- NOTE 5 AERR, DERR are driven LOW when parity check is suspended during self-refresh. Signals are shown with $t_{PARAC}=0$ and $t_{PARDQ}=0$ for illustration purpose.
- NOTE 6 PDE commands after SRE are treated as a RNOP and does not issue a power down entry.

Figure 56 — Self-Refresh Entry and Exit

6.3.4.2 Self Refresh (SRE, SRX) (cont'd)

Table 41 — Pin State Description in Self Refresh

| Pin Group Pin State | | | | | | | | |
|--|-------------|--|--|--|--|--|--|--|
| 1 iii Group | 1 III State | | | | | | | |
| RESET_n | Н | | | | | | | |
| CK_t, CK_c | X | | | | | | | |
| R0 | L | | | | | | | |
| R[9:1] | X | | | | | | | |
| C[7:0] | X | | | | | | | |
| APAR, ARFU | X | | | | | | | |
| AERR | L | | | | | | | |
| DQ, DBI, ECC, SEV, DPAR | X | | | | | | | |
| WDQS_t, WDQS_c | L/H | | | | | | | |
| RDQS_t, RDQS_c | L/H | | | | | | | |
| DERR | L | | | | | | | |
| TEMP, CATTRIP | V | | | | | | | |
| NOTE 1 For the pin state description, the following definitions apply: | | | | | | | | |

NOTE 1 For the pin state description, the following definitions apply:
a) "L" is defined as "LOW", and "H" is defined as "HIGH"

6.4 Parity

6.4.1 Command/Address Parity

The HBM3 DRAM includes a command/address parity checking function controlled by the CAPAR bit in MR0 OP6. The function is disabled by default. The APAR input and AERR output are associated with the function. APAR is enabled only when the function is enabled.


If enabled, the parity is calculated every CK clock cycle separately on both the rising and falling CK clock edges over input signals R[9:0], C[7:0], ARFU and APAR as summarized in Table 42. The AERR output indicates whether a parity error has occurred or not on either the rising or falling CK clock edge (or both edges). The HBM3 DRAM executes commands regardless of command/address parity errors.

Table 42 — Command/Address Parity Function Table

| INPUTS | Sum of Inputs Received HIGH | AERR | | | | | | |
|--|-----------------------------|------|--|--|--|--|--|--|
| R[9:0], C[7:0], ARFU, APAR | Even | LOW | | | | | | |
| | Odd | HIGH | | | | | | |
| NOTE 1 See Command Truth Tables for command and device state exceptions. | | | | | | | | |

The HBM3 DRAM may begin to check parity on the next clock cycle following the MODE REGISTER SET command that enables the parity checking function; it will have the parity check enabled latest when t_{MOD} has expired after that MODE REGISTER SET command. The HBM3 DRAM therefore requires all subsequent commands including RNOP and CNOP to be issued with correct parity until when t_{MOD} has expired for the MODE REGISTER SET command that disables the parity calculation. See also the Power-Down and Self Refresh clauses. AERR is driven LOW by the HBM3 DRAM at reset.

For every parity error, AERR is driven HIGH for 1 t_{CK} , t_{PARAC} after the corresponding cycle of the error inputs. In the case of consecutive errors, the AERR signal will stay HIGH during the next cycle. The parity function should not be disabled within t_{PARAC} after an access command.




NOTE 1 For illustration purpose, t_{PARAC} is shown with 0 t_{CK} digital and 0 ns analog output delay.

NOTE 2 See Power-Down and Self Refresh clauses for details on disabling and enabling parity check in conjunction with power-down and self refresh entry and exit.

Figure 57 — Enabling and Disabling Command/Address Parity

6.4.1 Command/Address Parity (cont'd)

Figure 58 illustrates a single parity error occurrence on the R inputs. In this case, the error occurs at the rising edge of the first cycle of the ACTIVATE command at time T0. After t_{PARAC} , AERR is driven HIGH for 1 t_{CK} and then LOW since no subsequent errors occur.




NOTE 1 For illustration purpose, t_{PARAC} is shown with 2 t_{CK} digital and 0 ns analog output delay.

NOTE 2 $\,$ MR0 OP6 shall be maintained as 1 for at least t_{PARAC} after the access command.

Figure 58 — Single Command/Address Parity Error

Figure 59 illustrates parity error occurrences on the R and the C inputs. In this case, the error occurs at the falling edge of the first cycle of the ACTIVATE command at time T0. After t_{PARAC} , AERR is driven HIGH for 1 t_{CK} and then LOW for 1 t_{CK} . Since an error also occurs in T2 at both the rising and the falling edges of the READ or WRITE command, the AERR is again driven HIGH for 1 t_{CK} and then LOW since no subsequent errors occur.




NOTE 1 For illustration purpose, t_{PARAC} is shown with 2 t_{CK} digital and 0 ns analog output delay.

NOTE 2 MR0 OP6 shall be maintained as 1 for at least t_{PARAC} after the access command.

Figure 59 — Separated Command/Address Parity Errors

6.4.1 Command/Address Parity (cont'd)

Figure 60 illustrates consecutive parity error occurrences on the R and the C inputs during the T0, T1, and T2 cycles and either the rising, the falling or both clock edges. Due to the common AERR output, parity error occurrences on both interfaces are indistinguishable.



NOTE 1 For illustration purpose, t_{PARAC} is shown with 2 t_{CK} digital and 0 ns analog output delay.

NOTE 2 MR0 OP6 shall be maintained as 1 for at least t_{PARAC} after the access command.

Figure 60 — Consecutive Command/Address Parity Errors

6.4.2 Data Parity

The HBM3 DRAM includes a data parity checking function for writes controlled by the WPAR bit in MR0 OP5, and a data parity generation function for reads controlled by the RPAR bit in MR0 OP4. Both WPAR and RPAR functions are disabled by default. There is one DPAR bidirectional DDR I/O and one DERR output signal per DWORD associated with the function. The DPAR input is enabled with WPAR during writes, and the DPAR output is enabled with RPAR during reads, otherwise DPAR is disabled.

The data parity function includes a programmable parity latency PL between the corresponding data and the DPAR signal. PL is programmed in MR1 OP[7:5], and is the same for writes and reads. The corresponding DPAR signal will be received and sent PL cycles later. The WDQS and RDQS strobes will have additional strobe cycles with the same preamble and postambles to accommodate the latching of the delayed DPAR signal at both ends. Examples of reads and writes with DQ parity enabled can be found in the Write Command and Read Command clauses. The DRAM vendor's datasheet shall be consulted for the range of supported PL values.

On read transactions, the HBM3 DRAM generates parity and transmits the parity on the DPAR signal along with the corresponding data on DQ, DBI and ECC.

On write transactions, the HBM3 DRAM compares the DPAR input with the corresponding data received on DQ, DBI and ECC inputs as summarized in Table 43. The parity calculation is performed separately for each UI of a write burst.

If an error occurs in any single or in multiple UIs within one clock cycle of a write burst (D0 ... D3 or D4 ... D7), DERR is driven HIGH for 1 t_{CK} , t_{PARDQ} after the corresponding cycle of error inputs. The t_{PARDQ} interval for errors occurring during the first clock cycle of a write burst begins (WL + PL) clock cycles after the WRITE command was issued. In case of errors within the first and the second clock cycle of a write burst, DERR will stay HIGH during the next cycle. DERR is driven LOW by the HBM3 DRAM at reset.

When an error occurs, the HBM3 DRAM does not block the write data. The HBM3 DRAM completes the write transaction to the array as normal.

WPAR should not be disabled within (WL + PL + t_{PARDQ} + 2 t_{CK}) after the WRITE command in order to not create a conflict with any ongoing parity operation. For the same reason RPAR should not be disabled within t_{RDMRS} after the READ command.

As outlined in Table 43, meta data received and sent via the ECC signals are included in the parity check and parity generation only when these signals are enabled by the MD bit in MR9 OP0. Similarly, the DBI signals are included in the parity check and parity generation only when these signals are enabled by the WDBI and RDBI bits in MR0 OP[1:0]. The SEV signals are not included in the parity check or parity generation.

6.4.2 Data Parity (cont'd)


Table 43 — Data Parity Function Table

| CONFIGURATION | | INI | Sum of Inputs | DERR | |
|-----------------|-------------------------------|------------------------------|----------------------|------------------|------|
| MD (MR9 OP0) | WDBI or RDBI (MR0 OP[1:0]) | DWORD0 | DWORD1 | Received HIGH | |
| Enabled | Enabled | DQ[31:0], ECC[1:0], | DQ[63:32], ECC[3:2], | Even | LOW |
| | | DBI[3:0], DPAR0 | DBI[7:4], DPAR1 | Odd | HIGH |
| | Disabled | DQ[31:0], ECC[1:0], | DQ[63:32], ECC[3:2], | Even | LOW |
| | | DPAR0 | DPAR1 | Odd | HIGH |
| Disabled | Enabled | DQ[31:0], DBI[3:0], DPAR0 | DQ[63:32], DBI[7:4], | Even | LOW |
| | | | DPAR1 | Odd | HIGH |
| | Disabled | DQ[31:0], DPAR0 | DQ[63:32], DPAR1 | Even | LOW |
| | | | | Odd | HIGH |

NOTE 1 The DBI inputs are disabled and excluded from the parity check when WDBI is disabled in MR0 OP1.

The DBI outputs are disabled and excluded from the parity generation when RDBI is disabled in MR0 OP0. The ECC I/Os are disabled and excluded from the parity check and parity generation when MD is disabled in MR0 OP3.

Figure 61 illustrates data parity error occurrences on two seamless write bursts. In this example errors occur in the second (D1), third (D2), sixth (D5) and seventh (D6) UI of the first write burst, and in the fifth (P4) and sixth (P5) UI of the DPAR input of the second write burst. After t_{PARDQ} , DERR is driven HIGH for 2 t_{CK} at T5 and T6, then driven LOW for 1 t_{CK} and again driven HIGH for 1 t_{CK} at T8.




- NOTE 1 D0 ... D7 = data-in for WRITE command (BL8 burst). P0 ... P7 = parity-in for WRITE command.
- NOTE 2 DATA = DQ[31:0], DBI[3:0], ECC[1:0] for PC0, and DQ[63:32], DBI[7:4], ECC[3:2] for PC1. WDQS_t/_c is WDQS0_t/_c for PC0, and WDQS1_t/_c for PC1.
- NOTE 3 Two seamless bursts are shown, with parity errors in the second (D1), third (D2), sixth (D5) and seventh (D6) UI of the first write burst, and in the fifth (P4) and sixth (P5) UI of the DPAR input of the second write burst.
- NOTE 4 PL=2 is assumed.
- NOTE 5 The parity check is performed separately for the first clock cycle (UI = D0 ... D3) and the second clock cycle (UI = D4 ... D7) of a BL8 burst.
- NOTE 6 tPARDQ is shown with 2 tCK digital and 0 ns analog output delay.
- NOTE 7 WDBI could be on or off and is controlled with MR0 OP1. WDBI shall be maintained enabled for at least tPARDQ after the access command.

Figure 61 — Write Parity Errors with PL = 2

6.4.2 Data Parity (cont'd)


An example of a basic single write burst with write data parity enabled is shown in Figure 62. With PL= 2 four additional WDQS pulses are received at cycles T8 and T9 to latch the DPAR input.



- NOTE 1 D0 ... D7 = data-in for WRITE command (BL8 burst). P0 ... P7 = parity-in for WRITE command.
- NOTE 2 DATA = DQ[31:0], DBI[3:0], ECC[1:0] for PC0, and DQ[63:32], DBI[7:4], ECC[3:2] for PC1. WDQS_t/_c is WDQS0_t/_c for PC0, and WDQS1_t/_c for PC1.
- NOTE 3 WL = 6 and PL=2 is assumed.
- NOTE 4 WDBI could be on or off and is controlled with MR0 OP1.

Figure 62 — Write Parity Alignment

An example of a single read burst with data parity enabled is shown in Figure 63 for PL = 2. The DPAR output is preconditioned over half a clock cycle like for the even data bytes. With PL = 2 four additional WDQS and RDQS pulses for DPAR are received and returned at cycles T12 and T13.



- NOTE 1 D0 ... D7 = data-out for READ command (BL8 burst). P0 ... P7 = parity-out for READ command.
- NOTE 2 DATA = DQ[31:0], DBI[3:0], ECC[1:0] for PC0, and DQ[63:32], DBI[7:4], ECC[3:2] for PC1. RDQS_t/c is RDQS0_t/c for PC0, and RDQS1_t/c for PC1. WDQS_t/c is WDQS0_t/c for PC0, and WDQS1_t/c for PC1.
- NOTE 3 RL = 10 and PL=2 is assumed.
- NOTE 4 RDBI could be on or off and is controlled with MR0 OP0.

Figure 63 — Read Parity Alignment

6.5 Clock Frequency Change Sequence

Clock Frequency changes can occur during self refresh mode only. When the CK clock is stopped after self refresh entry, it can be restarted at a different frequency. If the change in clock-rate requires changes to configuration parameters, MRS commands immediately prior to or after self refresh mode may be required.

6.6 Temperature Compensated Refresh Reporting

6.6.1 Temperature Compensated Refresh Trip Points

The HBM3 DRAM provides temperature compensated refresh related information to the controller via an encoding on the TEMP[1:0] pins. The gray-coded encoding as in Table 44 defines the required refresh rate as determined by the hottest device in the stack to maintain data integrity. The reported refresh rate is updated when the junction temperature exceeds the vendor specific trip-point levels appropriate for each refresh rate. Vendor datasheets should be consulted for the absolute temperature trip points for each encoding.

Table 44 — Temperature Compensated Refresh Trip Points

| TEMP[1:0] | Refresh Rate | Temperature Trip Point |
|-----------|--------------------------|------------------------|
| 00 | 1 x t _{REFI} | Vendor Specific |
| 01 | 0.5 x t _{refi} | |
| 11 | 0.25 x t _{refi} | |
| 10 | Reserved | |

6.6.2 Catastrophic Temperature Sensor

The CATTRIP sensor logic detects if the junction temperature of any die in the HBM3 stack exceeds a catastrophic trip-point level. The level is set by the DRAM vendor to a value below the temperature that would result in permanent damage of the device. If the junction temperature anywhere in the stack exceeds that catastrophic trip-point level, the HBM3 device will drive the CATTRIP pin to HIGH.

The CATTRIP output is sticky in that device power-off is required to clear the CATTRIP output to LOW. Sufficient time should be allowed for the device to cool after a CATTRIP event. See HBM3 Power-Up and Initialization Sequence for the initialization of the CATTRIP pin.

The circuits associated with the CATTRIP pin will operate correctly even if the catastrophic trip-point level has been exceeded, and regardless of whether the external or internal clocks have stopped. The functionality of CATTRIP can be verified by writing a "1" to MR7 OP7 to force CATTRIP to HIGH, and "0" to set CATTRIP back to LOW.

6.7 Interconnect Redundancy Remapping

The HBM3 DRAM supports interconnect lane remapping to help improve SIP assembly yield and recover functionality of the HBM3 stack. The SOFT_LANE_REPAIR and HARD_LANE_REPAIR instructions are used to perform lane remapping. Lane remapping is independent for each channel.

SOFT_LANE_REPAIR and HARD_LANE_REPAIR instructions can only be issued as part of the device initialization and before normal memory operation has commenced, e.g. before the CK clock has started to toggle.

The HBM DRAM can be programmed to retain the remapped lane information even when power is completely removed from the HBM stack.

6.7.1 AWORD Remapping

There is one redundant AWORD lane per channel to either repair one lane in the row command bus or one lane in the column command bus. APAR and ARFU are associated with the column command bus repair as shown in Table 46. CK_c, CK_t, and AERR signals cannot be remapped. After a lane is remapped, the input buffer associated with the broken lane is turned off and the input buffer associated with the redundant bump (RA) is turned on. All functionalities are preserved with row or column bus lane remapping.

6.7.1.1 Row Command Bus – Remapping Table

Table 45 — AWORD - Row Command Bus Remapping

| Table 43 M ORD Now Command Dus Remaphing | | | | | | | | | | | | |
|--|--------------------|----|----|----|----|----|----|----|----|----|----|----|
| Description | Register | R1 | R2 | R3 | R0 | R4 | R5 | R6 | R7 | R8 | R9 | RA |
| | Encoding | | | | | | | | | | | |
| Repair Lane 0 | 0001 | XX | R1 | R2 | R3 | R0 | R4 | R5 | R6 | R7 | R8 | R9 |
| Repair Lane 1 | 0010 | R1 | XX | R2 | R3 | R0 | R4 | R5 | R6 | R7 | R8 | R9 |
| Repair Lane 2 | 0011 | R1 | R2 | XX | R3 | R0 | R4 | R5 | R6 | R7 | R8 | R9 |
| Repair Lane 3 | 0000 | R1 | R2 | R3 | XX | R0 | R4 | R5 | R6 | R7 | R8 | R9 |
| Repair Lane 4 | 0100 | R1 | R2 | R3 | R0 | XX | R4 | R5 | R6 | R7 | R8 | R9 |
| Repair Lane 5 | 0101 | R1 | R2 | R3 | R0 | R4 | XX | R5 | R6 | R7 | R8 | R9 |
| Repair Lane 6 | 0110 | R1 | R2 | R3 | R0 | R4 | R5 | XX | R6 | R7 | R8 | R9 |
| Repair Lane 7 | 0111 | R1 | R2 | R3 | R0 | R4 | R5 | R6 | XX | R7 | R8 | R9 |
| Repair Lane 8 | 1000 | R1 | R2 | R3 | R0 | R4 | R5 | R6 | R7 | XX | R8 | R9 |
| Repair Lane 9 | 1001 | R1 | R2 | R3 | R0 | R4 | R5 | R6 | R7 | R8 | XX | R9 |
| Reserved | 1010 to 1110 | R1 | R2 | R3 | R0 | R4 | R5 | R6 | R7 | R8 | R9 | RA |
| Default – No Repair | 1111 | R1 | R2 | R3 | R0 | R4 | R5 | R6 | R7 | R8 | R9 | RA |
| NOTE 1 XX = Lane is remapped | | | | | | | | | | | | |

6.7.1.2 Column Command Bus – Remapping Table

Table 46 — AWORD - Column Command Bus Remapping

| | Table 40 — AWOKD - Column Command bus Kemapping | | | | | | | | | | | |
|------------------------|---|----|----|----|----|----|----|----|-----------|------|------|------|
| Description | Register Encoding | C0 | C1 | C2 | C3 | C4 | C5 | C6 | C7 | APAR | ARFU | RA |
| Repair Lane 0 | 0000 | XX | C0 | C1 | C2 | С3 | C4 | C5 | C6 | C7 | APAR | ARFU |
| Repair Lane 1 | 0001 | C0 | XX | C1 | C2 | С3 | C4 | C5 | C6 | C7 | APAR | ARFU |
| Repair Lane 2 | 0010 | C0 | C1 | XX | C2 | С3 | C4 | C5 | C6 | C7 | APAR | ARFU |
| Repair Lane 3 | 0011 | C0 | C1 | C2 | XX | С3 | C4 | C5 | C6 | C7 | APAR | ARFU |
| Repair Lane 4 | 0100 | C0 | C1 | C2 | С3 | XX | C4 | C5 | C6 | C7 | APAR | ARFU |
| Repair Lane 5 | 0101 | C0 | C1 | C2 | С3 | C4 | XX | C5 | C6 | C7 | APAR | ARFU |
| Repair Lane 6 | 0110 | C0 | C1 | C2 | С3 | C4 | C5 | XX | C6 | C7 | APAR | ARFU |
| Repair Lane 7 | 0111 | C0 | C1 | C2 | С3 | C4 | C5 | C6 | XX | C7 | APAR | ARFU |
| Repair Lane 8 | 1000 | C0 | C1 | C2 | С3 | C4 | C5 | C6 | C7 | XX | APAR | ARFU |
| Repair Lane 9 | 1001 | C0 | C1 | C2 | С3 | C4 | C5 | C6 | C7 | APAR | XX | ARFU |
| Reserved | 1010 to 1110 | C0 | C1 | C2 | С3 | C4 | C5 | C6 | C7 | APAR | ARFU | RA |
| Default – No Repair | 1111 | C0 | C1 | C2 | C3 | C4 | C5 | C6 | C7 | APAR | ARFU | RA |
| NOTE 1 XX = | NOTE 1 XX = Lane is remapped | | | | | | | | | | | |

6.7.1.3 AWORD Remapping Examples

As an example, Ca4 is the broken lane in the Column Command bus with no broken lanes on the Row Command bus. The lane is remapped by programming Channel a's LANE REPAIR WDR bits AWORD CA[3:0] to 4h and AWORD RA[3:0] to Fh.

Table 47 — Original Lane Assignment - Channel a - AWORD Column Repair

| | ARFUa | | Ca7 | | Ca5 | | Ca4 | | Ca2 | | Ca0 |
|-------|-------|-------|-----|-----|-------|-------|-----|-----|-----|-----|-----|
| RAa | | APARa | | Ca6 | | CKa_t | | Ca3 | | Ca1 | |
| | Ra9 | | Ra7 | | CKa_c | | Ra4 | | Ra3 | | Ra1 |
| AERRa | | Ra8 | | Ra6 | | Ra5 | | Ra0 | - | Ra2 | |

Table 48 — Remapped Lane Assignment - Channel a - AWORD Column Repair

| | APARa | | Ca6 | | Ca4 | | XX | | Ca2 | | Ca0 |
|-------|-------|-----|-----|-----|-------|-------|-----|-----|-----|-----|-----|
| ARFUa | | Ca7 | | Ca5 | | CKa_t | | Ca3 | | Ca1 | |
| | Ra9 | | Ra7 | | CKa_c | | Ra4 | | Ra3 | | Ra1 |
| AERRa | | Ra8 | | Ra6 | | Ra5 | | Ra0 | | Ra2 | |

6.7.1.3 AWORD Remapping Examples (cont'd)

In a second example, Ra0 is the broken lane in the Row Command bus with no broken lanes on the Column Command bus. The lane is remapped by programming Channel a's LANE REPAIR WDR bits AWORD_RA[3:0] to 0h and AWORD_CA[3:0] to Fh.

Table 49 — Original Lane Assignment - Channel a - AWORD Row Repair

| | ARFUa | | Ca7 | | Ca5 | | Ca4 | | Ca2 | | Ca0 |
|-------|-------|-------|-----|-----|-------|-------|-----|-----|-----|-----|-----|
| RAa | | APARa | | Ca6 | | CKa_t | | Ca3 | | Ca1 | |
| | Ra9 | | Ra7 | | CKa_c | | Ra4 | | Ra3 | | Ral |
| AERRa | | Ra8 | | Ra6 | | Ra5 | | Ra0 | | Ra2 | |

Table 50 — Remapped Lane Assignment - Channel a - AWORD Row Repair

| | ARFUa | | Ca7 | | Ca5 | | Ca4 | | Ca2 | | Ca0 |
|-------|-------|-------|-----|-----|-------|-------|-----|-----|-----|-----|-----|
| RA9 | | APARa | | Ca6 | | CKa_t | | Ca3 | | Ca1 | |
| | Ra8 | | Ra6 | | CKa_c | | Ra0 | | Ra3 | | Ra1 |
| AERRa | | Ra7 | | Ra5 | | Ra4 | | XX | | Ra2 | |

6.7.2 DWORD Remapping

HBM3 supports remapping of one broken data bus lane per double byte. Two adjacent bytes (e.g. DQ[15:0], DQ[31:16], DQ[47:32], DQ[63:48]) are treated as a pair (double byte), but each double byte is treated independently.

After a lane is remapped, the input buffer associated with the broken lane is turned off and the output driver is tri-stated; the input buffer associated with the redundant lane (RD) is additionally turned on and the output driver is activated.

It is required to program "1111b" for the intact byte within the double byte while the remapping for the broken lane in the other byte is encoded according to the table.

DBI functionality is preserved as long as the Mode Register setting for DBI function is enabled. There is no impact on the Data Parity function. WDQS_c, WDQS_t, RDQS_c, RDQS_t, PAR and DERR signals cannot be remapped.

During Reads, the RD output drivers are enabled along with the DQ, DBI and ECC/SEV lanes of the physical byte the lane is located in: RD0 and RD2 are located within even bytes and thus enabled one clock cycle prior to the first valid data bit, and RD1 and RD3 are located within odd bytes and thus enabled two clock cycles prior to the first valid data bit.

6.7.2.1 **DWORD Remapping Table**

Table 51 — DWORD Remapping (1 Byte)

| Table 51 D WORD Remapping (1 Byte) | | | | | | | | | | | | |
|------------------------------------|--------------------|--------------------------|-------------------------|-------------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|-----------------------|
| Description | Register | ECC0 | DQ0 | DQ1 | DQ2 | DQ3 | DQ4 | DQ5 | DQ6 | DQ7 | DBI0 | RD0 |
| | Encoding | (ECC1/ SEV0/ SEV1) | (DQ8/ DQ16/ DQ24) | (DQ9/ DQ17/ DQ25) | (DQ10/ DQ18/ DQ26) | (DQ11/ DQ19/ DQ27) | (DQ12/ DQ20/ DQ28) | (DQ13/ DQ21/ DQ29) | (DQ14/ DQ22/ DQ30) | (DQ15/ DQ23/ DQ31) | (DBI1/ DBI2/ DBI3) | (RD0/ RD1/ RD1) |
| Repair Lane 0 | 0000 | XX | ECC0 | DQ0 | DQ1 | DQ2 | DQ3 | DQ4 | DQ5 | DQ6 | DQ7 | DBI0 |
| Repair Lane 1 | 0001 | ECC0 | XX | DQ0 | DQ1 | DQ2 | DQ3 | DQ4 | DQ5 | DQ6 | DQ7 | DBI0 |
| Repair Lane 2 | 0010 | ECC0 | DQ0 | XX | DQ1 | DQ2 | DQ3 | DQ4 | DQ5 | DQ6 | DQ7 | DBI0 |
| Repair Lane 3 | 0011 | ECC0 | DQ0 | DQ1 | XX | DQ2 | DQ3 | DQ4 | DQ5 | DQ6 | DQ7 | DBI0 |
| Repair Lane 4 | 0100 | ECC0 | DQ0 | DQ1 | DQ2 | XX | DQ3 | DQ4 | DQ5 | DQ6 | DQ7 | DBI0 |
| Repair Lane 5 | 0101 | ECC0 | DQ0 | DQ1 | DQ2 | DQ3 | XX | DQ4 | DQ5 | DQ6 | DQ7 | DBI0 |
| Repair Lane 6 | 0110 | ECC0 | DQ0 | DQ1 | DQ2 | DQ3 | DQ4 | XX | DQ5 | DQ6 | DQ7 | DBI0 |
| Repair Lane 7 | 0111 | ECC0 | DQ0 | DQ1 | DQ2 | DQ3 | DQ4 | DQ5 | XX | DQ6 | DQ7 | DBI0 |
| Repair Lane 8 | 1000 | ECC0 | DQ0 | DQ1 | DQ2 | DQ3 | DQ4 | DQ5 | DQ6 | XX | DQ7 | DBI0 |
| Repair Lane 9 | 1001 | ECC0 | DQ0 | DQ1 | DQ2 | DQ3 | DQ4 | DQ5 | DQ6 | DQ7 | XX | DBI0 |
| Reserved | 1010 to 1110 | ECC0 | DQ0 | DQ1 | DQ2 | DQ3 | DQ4 | DQ5 | DQ6 | DQ7 | DBI0 | RD0 |
| Default – No Repair | 1111 | ECC0 | DQ0 | DQ1 | DQ2 | DQ3 | DQ4 | DQ5 | DQ6 | DQ7 | DBI0 | RD0 |

NOTE 1 XX = Lane is remapped NOTE 2 DWORD0 and DWORD0_BYTE1 are shown as an example

NOTE 3 ECC is associated with DWORD0_BYTE0, DWORD0_BYTE1, DWORD1_BYTE0 and DWORD1_BYTE1
NOTE 4 SEV is associated with DWORD0_BYTE2, DWORD0_BYTE3, DWORD1_BYTE2 and DWORD1_BYTE3

6.7.2.2 DWORD Remapping Example

As an example, ECCa0 is a broken lane for byte 0 while all lanes for byte 1 are intact. The lane is remapped as illustrated in Table 53 by programming channel a's LANE REPAIR WDR bits DWORD0_BYTE0[3:0] to 0h and bits DWORD0_BYTE1[3:0] to Fh.

Table 52 — Original DWORD Lane Assignment - Channel a – Byte [1:0]

| | | | - | | | | | | <u>, , , , , , , , , , , , , , , , , , , </u> | | |
|-------|-------|-------|-------|-------|-------|-------|-------|-------|---|------|-------|
| | DQa7 | | DQa5 | | RDa0 | | DQa3 | | DQa1 | | ECCa0 |
| | | | | | | | | | | | |
| DBIa0 | | DQa6 | | DQa4 | | PARa0 | | DQa2 | | DQa0 | |
| | | | | | | | | | | | |
| | VDDQL | | VDDQL |
| | VDDQL | | VDDQL |
| | | | | | | | | | | | |
| DBIa1 | | DQa14 | | DQa12 | | WDQSa | | DQa10 | | DQa8 | |
| | | | | | | 0_t | | | | | |
| | DQa15 | | DQa13 | | WDQS0 | | DQa11 | | DQa9 | | ECCal |
| | | | | | a_c | | | | | | |

Table 53 — Remapped DWORD Lane Assignment - Channel a – Byte [1:0]

| | DQa6 | | DQa4 | | DBIa0 | | DQa2 | | DQa0 | | XX |
|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| DQa7 | | DQa5 | | DQa3 | | PARa0 | | DQa1 | | ECCa0 | |
| DQa/ | | DQas | | DQas | | Alkau | | DQai | | LCCau | |
| | VDDQL |
| | | | | | | | | | | | |
| DBIa1 | | DQa14 | | DQa12 | | WDQSa | | DQa10 | | DQa8 | |
| | DO 15 | | DO 12 | | MDOCO | 0_t | DO 11 | | DO 0 | | ECC 1 |
| | DQa15 | | DQa13 | | WDQS0 | | DQa11 | | DQa9 | | ECCa1 |
| | | | | | a_c | | | | | | |

The circuit diagram in Figure 64 illustrates the DQ lane remapping in more detail. Physical micro-bump DQ3 will be connected to internal logical DQ3 input and output paths when the DQ3 lane is not remapped; with remapping the internal DQ3 input and output paths would be routed to the physical DQ4 micro-bump.

6.7.2.2 DWORD Remapping Example (cont'd)




Figure 64 — Example Signal Paths with Lane Repair

6.8 HBM3 Loopback Test Modes

A Multiple-input Shift Register (MISR) / Linear Feedback Shift Register (LFSR) circuit is defined within the HBM3 AWORD and DWORD I/O blocks. These circuits are intended for testing and training the link between the Host and the HBM3 device. Referring to Figure 65, each byte within a DWORD implements a 40-bit MISR/LFSR circuit, comprised of WDQS 2-cycles Rise and Fall 4-bits for each of the eight DQs plus DBI and ECC/SEV signals. Respective Q0, Q1, Q2, Q3 indicate half WDQS cycle for each one signal within each byte of a DWORD implement. The BL0 to BL3 of HBM3 are matched with the Q0 to Q3 in the front two WDQS cycles and the BL4 to BL7 of HBM3 are matched with the Q0 to Q3 in the next two WDQS cycles. In operation, the MISR/LFSR circuits operate independently across the bytes. The AWORD implements a 38-bit MISR/LFSR circuit comprised of CK DDR Rise and Fall bits for the 18 row and column command bits, plus ARFU. When the MISR registers are read via the IEEE 1500 port DWORD_MISR instruction, the four bytes per DWORD (160-bits) for the two DWORDs within a channel are serially shifted out, for a total of 320-bits. The 38-bit AWORD MISR content is read via the AWORD MISR instruction. See

Table 116 and Table 117 for the bit-orders for these MISR registers.

The term MISR modes collectively refers to all of the modes - LFSR mode, Register mode, MISR mode, and LFSR Compare mode. AWORD MISR modes and DWORD MISR modes refer to all of the modes defined for the specific bus.




Figure 65 — MISR Features Block Diagram of HBM3

6.8.1 HBM3 Polynomial Structure

Figure 66 provides an example of a 4-bit Galois type MISR/LFSR structure that implements the following polynomial:

$$f(x) = X^4 + X^3 + 1$$

The example circuit and function table are for illustration only, and this circuit's modes are not fully representative of the actual DWORD and AWORD MISR definitions as outlined below. For example, the circuit shown in Figure 66 implements a reset function, while the AWORD and DWORD MISRs instead implement a preset function, where specific bits are set to logic 1.




Figure 66 — Example of 4 bit MISR-LFSR implementing $f(x) = X^4 + X^3 + 1$

| M1 | M0 | Function |
|----|----|----------|
| 0 | 0 | Reset |
| 0 | 1 | LFSR |
| 1 | 0 | Register |
| 1 | 1 | MISR |

Table 54 — MISR Function Table

6.8.1.1 AWORD MISR Polynomial

The HBM3 AWORD MISR structure is a 38-bit MISR/LFSR with the following polynomial:

$$f(x) = X^{38} + X^6 + X^5 + X + 1$$

The AWORD MISR may be serially accessed via the AWORD_MISR IEEE 1500 port instruction. See Table 117 for the AWORD MISR wrapper data register bit order.

6.8.1.2 DWORD MISR Polynomial

The DWORD MISR structure is a 40-bit MISR/LFSR per byte with the following polynomial:

$$f(x) = X^{40} + X^{38} + X^{21} + X^{19} + 1$$

Note that when the DWORD MISRs are accessed via the DWORD_MISR IEEE 1500 port instructions that all of the individual byte MISRs within a channel are concatenated into a 320-bit wrapper data register. See

Table 116 for the DWORD MISR bit order.

6.8.2 General Loopback Modes Features and Behavior

This clause addresses features and behaviors that generally apply to all of the MISR modes.

- a) Entering the MISR modes MISR modes may be enabled after tINIT3 within the initialization sequence; they may also be entered any time after completing the initialization (see Initialization). DWORD MISR modes are controlled via Mode Register 7 (see Table 18), while AWORD MISR modes are controlled via the IEEE 1500 port AWORD MISR CONFIG instruction. AWORD and DWORD MISR modes cannot be used simultaneously since the DWORD MISR modes are driven via READ and WRITE commands on the AWORD bus.
- b) Entering and exiting AWORD MISR modes HBM3 allows the AWORD MISR modes to be utilized on one or more channels while the other channels continue to operate normally. After normal initialization, to enter the AWORD MISR modes on a given channel the host must put the HBM3 channel into either precharge power-down or self refresh modes. Self refresh mode may be used in order to retain memory content while using the AWORD MISR modes, as needed. AWORD MISR modes may also be enabled after tINIT4 within the initialization sequence. Enabling the AWORD MISR modes re-enables the AWORD I/O buffers that are normally disabled in power-down and self refresh modes, which may result in increased current draw over the IDD2P, IDD2P0 and IDD6x specifications. If returning to normal operation is not required, the host may assert an initialization sequence per clause Initialization after operating the AWORD MISR modes. The sequence for entering AWORD MISR modes, and then exiting back to normal operation is as follows:
 - 1) At any time after initializing the HBM3 enter the all banks idle state.
 - 2) Enter either the precharge power-down state or the self refresh state. R0 = LOW while in these states.
 - 3) Stop toggling CK (CK t = LOW, CK c = HIGH).
 - 4) Enable/enter and operate the AWORD MISR modes (AWORD_MISR_CONFIG Enable = 1 On). Finish these operations with CK stopped (CK_t = LOW, CK_c = HIGH) and R0 = LOW.
 - 5) Disable the AWORD MISR modes and follow the Power-Down (PDE, PDX) or Self Refresh (SRE, SRX) exit procedures.
 - 6) When using the AWORD MISR modes after t_{INIT3} within the initialization sequence, power-down or self refresh entry and exit does not apply.

If the DRAM is not required to continue with mission mode operation after AWORD MISR test, there is no requirement on row/column command bus and the precharge power-down state or the self refresh state after loopback test. The AWORD MISR modes (AWORD_MISR_CONFIG Enable bit) can be reset by WRST_n during a subsequent initialization sequence.

- c) Entering and exiting DWORD MISR modes HBM3 allows the DWORD MISR modes to be utilized on one or more channels while the other channels continue to operate normally. After normal initialization (see Initialization), to enter the DWORD MISR modes on a given channel the host must put the HBM3 channel into the all banks idle, enable the DWORD MISR modes (MR7 Loopback Enable = 1 - Enable; see Table 18), and then enter precharge power-down or self refresh. Self refresh may be used in order to retain memory content while using the DWORD MISR modes, as needed. Enabling the DWORD MISR modes before entering precharge power-down or self refresh keeps the AWORD and DWORD I/O buffers enabled, and may result in increased current draw over the IDD2P, IDD2P0 and IDD6x specifications. DWORD MISR modes may also be enabled after t_{INIT3} within the initialization sequence. Also see items f) and h) for related DWORD MISR modes configuration setting. On the column command bus only READ (RD), WRITE (WR), and Column No Operation (CNOP) commands may be issued which operate the DWORD MISR modes, MR15 MRS commands may be issued to set the DWORD VREF (VREFD), and MR7 MRS commands may be issued to select the DWORD MISR modes. On the row command bus only R0 = static LOW may be issued. The sequence for entering DWORD MISR modes, and then exiting back to normal operation is as follows:
 - 1) At any time after initializing the HBM3, enter the all banks idle state.
 - 2) Set all configuration mode registers as needed for use in the DWORD MISR modes (see items h), k), and n)).
 - 3) Set MR7 DWORD Loopback Enable = 1 Enable, and then wait t_{MOD} .
 - 4) Enter either precharge power-down or self refresh. R0 = LOW while in these states.
 - 5) Select and operate the DWORD MISR modes via MR7 settings (Row command input requires RNOP with R0=L to keep power-down or self refresh status during MR7 setting) and sending RD, WR, and CNOP commands. After completing DWORD MISR operations, send CNOP commands.
 - 6) Follow the power-down exit (PDX) or self refresh exit (SRX) procedures.
 - 7) Set MR7 DWORD Loopback Enable = 0 Disable, and then wait t_{MOD} before continuing normal operation.

MRS commands are not supported until after $t_{\rm INIT5}$ in the initialization sequences; therefore, to configure and control the mode registers for DWORD MISR modes usage after $t_{\rm INIT3}$ the MODE_REGISTER_DUMP_SET instruction must be used. The sequence for entering and operating the DWORD MISR modes after $t_{\rm INIT3}$ in the initialization sequence is as follows:

- 1) Start CK with PD and CNOP on the command busses.
- 2) Using MODE_REGISTER_DUMP_SET sets all configuration mode registers as needed for use in the DWORD MISR modes (see items f) and h)), set MR7 DWORD Loopback Enable = 1 -Enable, and then wait t_{MOD}.
- 3) Select and operate the DWORD MISR modes via MR7 settings (using MODE_REGISTER_-DUMP_SET) and sending RD, WR, and CNOP commands.
- 4) After completing DWORD MISR operations, send CNOP commands, set MR7 DWORD Loopback Enable = 0 Disable using MODE_REGISTER_DUMP_SET, then wait t_{MOD}.
- 5) CK clocking may be stopped if desired.

6) Proceed to other IEEE 1500 instructions, or proceed with the initialization sequence from Figure 6, time Td.

If the DRAM is not required to continue with mission mode operation after DWORD MISR test, there is no requirement to follow the power-down or self refresh procedures and set MR7 DWORD Loopback Enable = 0 - Disable. The Loopback Enable bit can be reset by a subsequent initialization sequence with RESET n = LOW.

- d) Command decode is disabled in AWORD MISR modes When AWORD MISR modes are enabled the traffic sent on the AWORD bus is not limited to valid commands. To prevent undefined states and operations, when AWORD MISR modes are enabled (AWORD MISR CONFIG Enable = 1 On), command decoding is disabled.
- e) With lane repairs the MISR bit positions remain with their logical signals The MISR bits are associated with their logic signals, not the physical microbumps (see Figure 64). For example, if DQ3 has been repaired (which routes the DQ3 data to the DQ4 microbump) the data received on the DQ4 microbump is routed to the DQ3 MISR bits. Effectively, the behaviors for all MISR modes are unchanged all 10 bits of the byte are captured in the MISR in the same bit locations, as if no lane repair were active.
- f) HBM3 DBI, and ECC/SEV logic circuits are not functional in the DWORD MISR modes The DBI and ECC/SEV signals are treated as pure data signals. Their raw values are captured, compared, or sent without regard to their normal bus inversion or ECC functional meaning.
 - It is required to enable Write DBIac and Read DBIac in MR0 in order to enable the I/O buffers on the DBI signals. A value of 0 is internally assumed for all DBI write data in case WDBI is disabled.
 - Regardless whether meta data and severity reporting are is enabled in MR9 or not, setting MR7 DWORD Loopback Enable = 1 will enable the ECC/SEV signal's I/O buffers. Note that the SEV signals are bidirectional I/Os in loopback test mode only.
 - The host may write DBI encoded or non-encoded data to the HBM3. In MISR mode or Register mode, the raw data received from the host well be directly captured (not DBI decoded) to the MISR register.
 - For LFSR Compare mode to match, the host must send the LFSR generated raw data on all 10 signals of the byte without write DBI encoding. The HBM3 will not DBI decode the received data, and thus the host must send the raw LFSR data in order for LFSR Compare to match.
 - For LFSR mode, the HBM3 will generate non-DBI encoded read data.

- g) **DWORD read path parity traffic generation** In DWORD LFSR mode (Read direction) and Read Register mode, the HBM3 parity logic is not active and the MR0 DQ Bus Read Parity settings has no effect. To generate traffic on the DWORD parity signal a copy of a nearby DQ signal is produced on the Parity signal. Logical signals DQ2, DQ34 are sent on the respective DWORD block parity DPAR0, DPAR1 signals, irrespective of any lane repairs. The parity signals are driven with the DQ data without any additional cycle delay effectively with Parity Latency = 0. A suggested host-side implementation is to use signature register circuits for checking the validity of the received parity signal. When reading back the LFSR_COMPARE_STICKY error bits, the parity signal output is unspecified.
- h) **AWORD and DWORD write parity checking** In AWORD and DWORD Register mode, MISR mode, and LFSR Compare mode the HBM3 parity evaluation logic is active and outputs results on AERR after t_{PARAC} and DERR after t_{PARDQ}, respectively (if enabled in MR0, see Table 11). The MR1 Parity Latency setting (see Table 12) must be set to a vendor implementation-specific supported PL value, which may be interface speed specific. The HBM3 device will process write parity per the PL setting and protocol, including any required additional WDQS cycles. A suggested host-side implementation is to use signature register circuits for checking the correctness of the AERR and DERR signals. It is also suggested that the host generate data on the DWORD Parity signals in order to exercise these signal paths and logic.
- registers is AAAAAAAAAA, which initializes the Rise bit for each signal to 1'b1 and the Fall bit to 1'b0. This is a useful state for producing an alternating 0/1/0/1/0/1 pattern on all 10 bits associated with a DWORD byte when put into DWORD read Register mode (burst length 8). This basic pattern may be used by the host for RDQS eye centering. READ commands from the DWORD_MISR are supported in Preset state. WRITE and READ commands to and from the DWORD_MISR do not change the DWORD_MISR content in this mode. The AWORD MISR register is also preset to the same 0/1 pattern (0x2AAAAAAAAAA for the 38-bit polynomial) for implementation consistency; although the AWORD cannot be enabled to drive this data pattern back to the host. Any non-zero initialization pattern is sufficient for all of the MISR modes; however, an initial pattern of all zeroes is a stuck-at-zero state for the DWORD LFSR mode. The Preset state may be overridden using the Write Register modes (see AWORD and DWORD Write Register Modes).
- j) DWORD MISR registers are writeable via IEEE 1500 The normal intended method for writing the DWORD MISR registers are through the functional interface (see Test Method for DWORD Write MISR mode). The values of the DWORD MISR registers may also be written using the DWORD MISR IEEE 1500 port instruction. This feature enables setting alternate seed values.
- k) DWORD read and write latencies must be set properly READ and WRITE commands are used to generate DWORD MISR modes traffic. Normal mode DWORD read and write protocol is followed using the latency settings, as supported by the operating frequency being used.
- 1) **DWORD** Write preamble and post-amble clocks adhere to the normal protocol For DWORD write MISR modes (Register mode, MISR mode, and LFSR Compare mode), the host is expected to send WDQS preamble and postamble clocks, and the HBM3 samples the DWORD data, consistent with the write protocols defined in the clause entitled Write Command (WR, WRA).

- m) **DWORD Read preamble and post-amble clocks adhere to the normal protocol** For DWORD Read Register mode, LFSR mode (Read direction), and when returning the LFSR_COMPARE_STICKY bits, the HBM3 will produce RDQS preamble and postamble clocks, and send DWORD data, consistent with the read protocols defined in the clause entitled Read Command (RD, RDA).
- n) AWORD MISR modes preamble clock filter In the AWORD MISR modes, the host is expected to stop CK toggling, enable the desired AWORD MISR mode, and then start sending CK toggles and AWORD data. To avoid timing impairment on the CK startup cycle, the HBM3 will treat the first received CK cycle as a preamble clock cycle and not process the data on the AWORD signals in MISR or Register mode, nor compare them in LFSR Compare mode. The MISR block will keep its state unchanged during filter cycle. The first clock cycle filter circuit is enabled by setting AWORD_MISR_CONFIG MODE = 2'b00 Preset. The first data sampled by the HBM3 is on the second CK clock cycle. Only the very first CK clock cycle will be filtered if the host were to stop and restart CK clocking while remaining in an AWORD MISR mode (without applying another Preset), the AWORD data will be sampled on the startup clock cycle, with possible CK edge timing impairment.




Figure 67 — AWORD MISR Modes Preamble Clock Filter Behavior

o) Cycles processed in the MISR modes - AWORD MISR modes rely on stopping CK clocks before and after the test sequence. All AWORD cycles sent to the HBM3 after the filtered preamble clock cycle are processed into the MISR (MISR mode and Register mode) or compared (LFSR Compare mode), including the last cycle before CK is stopped. For DWORD MISR modes, all valid data cycles written to the HBM3 are processed into the MISR (MISR mode and Register mode) or compared (LFSR Compare mode) while the DWORD MISR modes are enabled, consistent with the DWORD write protocol and write latency setting. Data pin signal states during preamble and post-amble cycles are not processed into the MISR. For example, if 10 non-seamless Burst Length = 8 write operations are sent to the HBM3 in DWORD MISR mode a total of 80 data bit times (UI) will be processed into the MISR.

6.8.3 AWORD and DWORD Write MISR Modes

When the AWORD or DWORD MISR modes are active, the data on the AWORD or DWORD data signals is received based on the CK or WDQS clocks respectively, and compressed in the MISR circuits. The host is in complete control of the number of data cycles that are sent, and if successfully received by the HBM3 the values captured in the respective MISRs will be repeatable and deterministic. Figure 68 illustrates the behavior for DWORD MISR mode (Write direction).




Figure 68 — DWORD Write MISR Modes Behavior

6.8.3.1 Test Method for AWORD (Write) MISR Mode

- a) After the required HBM3 initialization, the host issues either precharge power-down or self refresh mode (R0 = LOW) and stops sending CK clocks to the HBM3 (CK_t = LOW, CK_c = HIGH).
- b) Initialize the AWORD MISR by setting the AWORD_MISR_CONFIG Enable = 1'b1 On and AWORD_MISR_CONFIG MODE = 2'b00 Preset. The Preset operation also enables the preamble clock filter circuit.
- c) Enable the AWORD MISR mode by setting AWORD_MISR_CONFIG Mode = 2'b11 MISR mode.
- d) The host sends two or more CK clock cycles and data on the AWORD signals. The first received CK clock cycle is discarded as a preamble clock by the HBM3. The HBM3 clocks the received data into the AWORD MISR and evaluates parity, if enabled. The ending clock state applied by the host is CK t = LOW, CK c = HIGH.
- e) The host reads the MISR content via the IEEE 1500 AWORD MISR instruction.

6.8.3.2 Test Method for DWORD Write MISR Mode

- a) Initialize the test sequence by setting MR7 DWORD Loopback Enable = 1'b1 Enable and presetting the MISR registers by setting the DWORD MISR Control = 3'b000 Preset. The controller can load the DWORD MISR registers with an alternate seed value via the functional interface or IEEE 1500 (see AWORD and DWORD Write Register Modes and DWORD_MISR IEEE1500 port instruction).
- b) Enable DWORD MISR mode by setting MR7 DWORD MISR Control = 3'b011 MISR mode.
- c) The host sends one or more DWORD write cycles following the write latency and burst length setting and following the normal write protocol. The HBM3 clocks the received data into the DWORD MISRs and evaluates parity, if enabled.
- d) The host reads the MISR content via the IEEE 1500 DWORD_MISR instruction. The MISR content is also readable via the functional interface (see DWORD Read Register Mode).

6.8.4 AWORD and DWORD Write Register Modes

When the AWORD or DWORD Register modes are active, the data on the AWORD or DWORD data signals are received based on the CK or WDQS clocks respectively, and stored directly into the respective MISR registers without compression. Effectively the MISR register operates as a 2-bit storage register for AWORD and as a 4-bit storage register for DWORD. On rising CK or WDQS edges the signal states on the AWORD or DWORD bus respectively are stored in the Rising bits within the MISR registers, and on falling CK or WDQS edges the bus signal states are stored in the Falling bits within the MISR registers. If the host sends multiple DDR cycles to the HBM3, the MISRs will contain the last 2-bit per AWORD MISR cycle and 4-bit per DWORD MISR cycle, if successfully received by the HBM3.

The Register modes are intended for basic, quick link testing and training, and for initializing the DWORD MISR seed values.

6.8.4.1 Test Method for AWORD (Write) Register Mode

- a) After the required HBM3 initialization, the host issues either precharge power-down or self refresh mode (R0 = LOW) and stops sending CK clocks to the HBM3 (CK_t = LOW, CK_c = HIGH).
- b) Initialize the AWORD MISR by setting the AWORD_MISR_CONFIG Enable = 1'b1 On and AWORD_MISR_CONFIG MODE = 2'b00 Preset. The Preset operation enables the preamble clock filter circuit.
- c) Enable the AWORD Register mode by setting AWORD_MISR_CONFIG MODE = 2'b10 Register mode.
- d) The host sends two or more CK clock cycles and data on the AWORD signals. The first received CK clock cycle is discarded as a preamble clock by the HBM3. The HBM3 clocks the raw received data into the AWORD MISR register without MISR compression and evaluates parity, if enabled. The ending clock state applied by the host is CK_t = LOW, CK_c = HIGH. The last clocked DDR cycle data is retained in the AWORD MISR register.
- e) The host reads the MISR content via the IEEE 1500 AWORD MISR instruction.

6.8.4.1 Test Method for AWORD (Write) Register Mode (cont'd)

Note that the AWORD write register mode cannot practically be used to apply an alternate seed value into the AWORD MISR register. In clause 6.8.4.1 step d, the preamble clock filter circuit is exercised and cleared. At this point while it is allowed for the host to then stop sending AWORD cycles, set the AWORD_MISR_CONFIG MODE to MISR mode or LFSR Compare mode, and then send additional AWORD cycles, there may be timing impairment for the beginning of the second set of AWORD cycles.

The preamble clock filter circuit cannot be re-enabled for these additional AWORD cycles without applying the AWORD MISR Preset function, which would also overwrite the alternate seed value applied by the AWORD write register operation. There is no expected application value for using an alternate MISR seed value for the AWORD MISR functions since the AWORD bus is receive-only.

6.8.4.2 Test Method for DWORD Write Register Mode

- a) Enable DWORD Register mode by setting MR7 DWORD Loopback Enable = 1'b1 Enable and DWORD MISR Control = 3'b010 - Register mode. A Preset is not required prior to using Register mode.
- b) The host sends one or more DWORD write cycles following the write latency and burst length setting and following the normal write protocol. The HBM3 clocks the raw received data into the DWORD MISR registers without MISR compression and evaluates parity, if enabled. The last clocked DDR cycle data is retained in the DWORD MISR registers.
- c) The host reads the MISR content via the IEEE 1500 DWORD_MISR instruction. The MISR content is also readable via the functional interface (see DWORD Read Register Mode).

6.8.5 DWORD Read Register Mode

The content of various DWORD MISR mode related registers may be read over the functional interface, assuming that the read path with the host is properly trained (or used for read path training). The MR7 DWORD Read Mux Control bit field is used to select the data source. The host issues read commands and the HBM3 responds following the read command protocol (such as read latency and burst length) and timing (such as pre and post-amble clocks) per clause Read Command (RD, RDA).

Intended uses for the various read data sources include the following:

- Reading the sticky error bits after an LFSR Compare mode test sequence (DWORD Read Mux Control = 1'b1 Return LFSR_COMPARE_STICKY) Sticky error data is a single data bit per signal and is output as static values on the interface for the full read burst length.
- NOTE: When using the LFSR mode (see DWORD Read LFSR Mode) set the DWORD Read Mux Control = 1'b0 Return data from DWORD MISR registers.
- Reading a basic clock pattern on all or select signals for DWORD read link training (DWORD Read Mux Control = 1'b0 - Return data from DWORD MISR registers) - Which signals toggle may be set with the Preset mode or a DWORD Register write (see AWORD and DWORD Write Register Modes).
- Reading the MISR registers final values at the end of a MISR mode test sequence (DWORD Read Mux Control = 1'b0 Return data from DWORD MISR registers) The results of a MISR mode test sequence may be read back on the functional interface, or via the IEEE 1500 port DWORD_MISR instruction. The MISR content is sent on UI 0 3 and then repeated on UI 4 7, or all data(UI 0 to 7) of the most recent Write depending on vendor's implementation (see Table 18 DWORD MISR Read and Write Operations in Loopback Test Mode).

6.8.5.1 Test Method for DWORD Read Register Mode

- a) Enable the test mode and select the desired read-back register by setting MR7 DWORD Loopback Enable = 1'b1 Enable, DWORD MISR Control = 3'b010 Register mode, and DWORD Read Mux Control = 0.
- b) The host sends one or more DWORD read commands. The HBM3 responds following the read latency and burst length setting and following the normal read protocol.

6.8.6 DWORD LFSR Mode (Read direction)

When in DWORD LFSR mode (Read direction), the HBM3 generates DWORD data from the LFSR in response to read commands issued by the host. LFSR data is generated consistent with only the valid UIs of the read protocol. Read Preamble and post-amble RDQS clocks are generated consistent with the read protocol. The first data cycle generated will be the LFSR initial state, based on Preset or an alternate seed value if loaded. Figure 69 illustrates the behavior for DWORD LFSR mode (Read direction).

NOTE: There is no AWORD LFSR mode since the AWORD bus cannot source data to the host.




Figure 69 — DWORD Read LFSR Modes Behavior

6.8.6.1 Test Method for DWORD LFSR Mode (Read direction)

- a) Initialize the test sequence by setting MR7 DWORD Loopback Enable = 1'b1 Enable and presetting the MISR registers by setting the DWORD MISR Control = 3'b000 Preset. The controller can load the DWORD MISR registers with an alternate seed value via the functional interface or IEEE 1500 (see AWORD and DWORD Write Register Modes and DWORD_MISR IEEE 1500 port instruction).
- b) Enable DWORD LFSR mode by setting MR7 DWORD MISR Control = 3'b001 LFSR mode and DWORD Read Mux Control = 1'b0 Return data from DWORD MISR registers.
- c) The host sends one or more DWORD read commands. The HBM3 responds following the read latency and burst length setting and following the normal read protocol, with data produced from the LFSR. A suggested host-side implementation is to use signature register circuits for checking the validity of the received data.

6.8.7 AWORD and DWORD Write LFSR Compare Modes

The LFSR Compare modes enable direct identification of failing signal connections between the Host and HBM3. It is assumed that the Host implements LFSR data generators that match the lengths and polynomials of the HBM3 LFSRs, and that the Host and HBM3 LFSRs start and run in synch. The LFSRs generate data on each signal, and the compare circuitry checks for matching data for each data unit interval (UI). Any mismatch between the data received at the HBM3 inputs (based on the respective CK or WDQS clocking) and the data predicted by the HBM3 LFSR will set the sticky error bit for the respective signals. The first data cycle expected from the host and compared by the HBM3 will be the LFSR initial state, based on Preset or an alternate seed value if loaded.

Once a miscompare is found on a signal, its sticky error bit is set (1'b1) for the remainder of the test sequence. The sticky error bits may be read via the IEEE 1500 port READ_LFSR_COMPARE_STICKY instruction or via the functional interface (see DWORD Read Register Mode). AWORD sticky error bits are only readable via the IEEE 1500 port. The sticky error bits are reset (1'b0) via the MR7 DWORD MISR Control = 3'b000 - Preset, or IEEE 1500 AWORD MISR CONFIG MODE = 2'b00 - Preset.






Figure 70 — LFSR Compare Mode Block Diagram

Note that data produced on the DWORD Parity signals from the host to the HBM3 is an implementation suggestion for exercising the parity signal paths and HBM3 input timing and logic. The host-side implementation for parity signal generation is not specified. This figure also illustrates that a host-driven logical signal is compared with the matching logical signal data by the HBM3 compare circuit, regardless of any active lane repairs which may shift the physical signal routing. The AWORD LFSR Compare circuit matches the DWORD circuit except for the non-existent Parity signals.

6.8.7.1 Test method for AWORD (Write) LFSR Compare Mode

- a) After the required HBM3 initialization, the host issues either precharge power-down or self refresh mode (R0 = LOW) and stops sending CK clocks to the HBM3 (CK_t = LOW, CK_c = HIGH).
- b) Initialize the AWORD MISR (LFSR) register by setting the AWORD_MISR_CONFIG Enable = 1'b1 On and AWORD_MISR_CONFIG MODE = 2'b00 Preset. The Preset operation also clears the AWORD per-signal sticky error bits and enables the preamble clock filter circuit. The host-side LFSR data generator should also be initialized to the same value.
- c) Enable the AWORD LFSR Compare mode by setting AWORD_MISR_CONFIG MODE = 2'b01 LFSR Compare mode.
- d) The host sends two or more CK clock cycles with LFSR-generated data on the AWORD signals. The first received CK clock cycle is discarded as a preamble clock by the HBM3. The HBM3 LFSR predicts expected AWORD data per cycle from the host, based on matching LFSR polynomials and starting seeds in the host and HBM3. Any mismatches set sticky error for the respective signal. Parity is evaluated, if enabled. The ending clock state applied by the host is CK t = LOW, CK c = HIGH.
- e) The host reads the Sticky error bits to determine which signals failed. The bits are readable via the IEEE 1500 port READ LFSR COMPARE STICKY instruction.

6.8.7.2 Test Method for DWORD Write LFSR Compare mode

- a) Initialize the DWORD LFSR (MISR) registers by setting MR7 DWORD Loopback Enable = 1'b1 Enable and DWORD MISR Control = 3'b000 Preset. The Preset operation also clears the DWORD per-signal sticky error bits. The controller can load the DWORD MISR registers with an alternate seed value via the functional interface or IEEE 1500 (see AWORD and DWORD Write Register Modes and DWORD_MISR IEEE1500 port instruction). The host-side LFSR data generator should also be preset/initialized to the same value.
- b) Enable DWORD LFSR Compare mode by setting MR7 DWORD MISR Control = 3'b100 LFSR Compare mode.
- c) The host sends one or more DWORD write cycles with LFSR-generated data on the DWORD signals following the write latency and burst length setting and following the normal write protocol. The HBM3 LFSRs predict expected DWORD data per cycle from the host, based on matching LFSR polynomials and starting seeds in the host and HBM3. Any mismatches set sticky error for the respective signal. Parity is evaluated, if enabled.
- d) The host reads the sticky error bits to determine which signals failed. The bits are readable via the IEEE 1500 port READ_LFSR_COMPARE_STICKY instruction. The sticky error bits are also readable via the functional interface (see DWORD Read Register Mode).

6.9 On-die DRAM ECC

6.9.1 ECC Overview

The HBM3 device uses a symbol-based on-die ECC, read/write meta-data (MD) bits, an error scrubbing mechanism, an error transparency protocol, interface transmission parity, and fault isolation limits to achieve a high level of system RAS.

HBM3 ECC features:

- Minimum 304b codeword
 - · 256b+16b user data access size
 - Symbol-based on-die ECC
 - Symbol size is implementation specific
- On-die ECC real-time transparency
 - · Two pins per PC transmit error severity
 - · SBE signaled only after SBE threshold exceeded
- Automated on-die error scrubbing mechanism
 - · Auto-ECS during REFab operation has MR for enable/disable
 - · Auto-ECS during SRF has MR for enable/disable
 - MR bit to enable correction of CEm during ECS
 - · Errors are only logged during ECS
- Single bit READ and WRITE data interface parity
 - · DQ, DBI, and ECC bits included in parity calculation
 - SEV transparency bits not included in parity calculation

An overview of an example HBM3 on-die ECC engine is shown in Figure 71.




Figure 71 — On-die ECC Overview Diagram Example

6.9.2 HBM3 On-die ECC Requirements

On-die ECC Engine:

HBM3 devices shall implement on-die symbol-based ECC.

HBM3 on-die ECC has a codeword size dependent on symbol size error correction capability. The dataword and example check-bits of the codeword are as follows:

- Data-word: 272b (256b data per PC + 16b meta data per PC)
- On-die ECC check-bits: Implementation specific (e.g. 32b assuming 16b single symbol correction)

The 272b user data consists of 256b transmitted over 32 DQ pins x BL8 and 16b transmitted over 2 ECC pins x BL8.

On reads the DRAM corrects all errors that are less than or equal to a single symbol size and within the symbol boundary before returning the data to the memory controller. The DRAM shall not write the corrected data back to the array during a read cycle.

On writes the DRAM computes the check bits and writes the data and check bits to the array.

In the case of interface MD bits being disabled via MR9 OP0, the DRAM may assume any value for the 16b of the ECC data-word corresponding to the MD bits. The DRAM can only guarantee valid array MD bits if written while interface MD function is enabled. The ECC engine treatment of the MD bits is not affected by the disabling of the interface MD setting.

The specific ECC H-matrix used, the symbol size, and the number of codewords is implementation specific.

6.9.3 DRAM Fault Isolation Requirements

Fault isolation is the management of errors caused by various faults to be isolated within certain boundaries regardless of the od-ECC operation.

The fault isolation boundaries will be chosen in accordance with the ECC symbol size to maximize the correction capability of multi-bit faults. The design must guarantee that the most common multi-bit fault modes will create errors constrained to a correctable symbol-size or fewer bits.

6.9.4 Error Check and Scrub (ECS)

The HBM3 device will implement an Auto ECS function. Auto ECS will use on-die ECC and operate in the background during REFab and SRF periods. The ECS mode allows the DRAM to internally read, detect errors, correct errors, and write back corrected data bits to the array (scrub errors) while providing transparency. Any errors corrected by on-die ECC during Auto ECS must be logged in the transparency registers according to the rules described in this clause.

6.9.4 Error Check and Scrub (ECS) (cont'd)

During Auto ECS, the internal Read-Modify-Write cycle will:

- 1. Read the entire code-word(s) from the DRAM array.
- 2. If the ECC engine detects a single-bit error, the error will be corrected, and code-word(s) will be written back to DRAM.
- 3. If the ECC engine detects a correctable multi-bit error, the error will be corrected, and code-word(s) will be written back to DRAM. CEm during ECS can be enabled/disabled by MR9 OP6.
- 4. If an error is detected in the code-word(s) and is uncorrectable, the bits in the code-word(s) will not be modified. The code-word(s) must not be written back to DRAM.
- 5. If the ECC engine detects no error, the DRAM may choose to write the resultant code-word(s) back to DRAM or not.

ECS related MR control:

Table 55 — ECS Modes

| 14674 200 110440 | | | | | | | | |
|--|--|--|--|--|--|--|--|--|
| ECS Mode | Mode Register Value (Default All Disabled) | | | | | | | |
| Auto ECS via REFab | MR9 OP4, 1 = Enabled, 0 = Disabled | | | | | | | |
| Auto ECS during Self Refresh | MR9 OP5, 1 = Enabled, 0 = Disabled | | | | | | | |
| CEm during ECS | MR9 OP6, 1 = Enabled, 0 = Disabled | | | | | | | |
| ECS Error Type and Address Reset | MR9 OP7, 1 = Reset (Self Clearing), 0 = Maintain | | | | | | | |
| ECS Error Log Reset with Log Read-out | MR8 OP2 1 = Enabled, 0 = Disabled | | | | | | | |
| NOTE 1 REFab used for ECS will count toward refresh credit. NOTE 2 When ECS during REFab is enabled, the host must issue REFab commands at an average rate of t _{ECSint} . | | | | | | | | |

The internal Error Check and Scrub Log status for error type and address is initialized either by a device RESET or by manually writing a "1" to MR9 OP7.

ECS modes MR9 OP[6:4] defined in Table 55 shall be programmed during DRAM initialization and shall not be changed once the first ECS operation occurs unless followed by an ECS reset, otherwise an unknown operation could result during subsequent ECS operations.

The DRAM can only guarantee valid ECS operations if array bits are written to prior to executing ECS operations, thus enabling DRAM to calculate the proper parity bits.

6.9.4 Error Check and Scrub (ECS) (cont'd)

ECS related timing parameters:

The ECS operation timing is shown in Figure 72.




Figure 72 — ECS operation timing

- t_{ECSC}: Max time for HBM3 to complete ECS operation
- t_{ECSint}: Average ECS interval to cover all codewords in a specified period of t_{ECS} (e.g. 24h)
- t_{ECS}: Period of time to complete ECS on all codeword
- ERRTH: Vendor specific filter threshold of ERRCNT used for transparency. No CEs will be logged or transmitted on SEV pins until ERRCNT > ERRTH

In order to complete a full Error Check and Scrub within the recommended t_{ECS} (e.g. 24 hours), the average periodic interval of ECS operations (t_{ECSint}) is 86,400 seconds divided by the total number of codewords as described in Table 56. The number if ECS operations is configuration dependent.

Table 56 — t_{ECSint} per Stack (ECS independent of SID)

| Configuration | 16 Gb x 4/ 8/ 12/ 16 | 24 Gb x 4/ 8/ 12/ 16 | 32 Gb x 4/8/12/16 |
|---------------------------------|----------------------|----------------------|-------------------|
| GB per device | 8/ 16/ 24/ 32 GB | 12/ 24/ 36/ 48 GB | 16/ 32/ 48/ 64 GB |
| Gb per PC | 2 Gb | 3 Gb | 4 Gb |
| 304b code-words per PC per SID | 2^23 | 2^23*1.5 | 2^24 |
| t _{ECSint} [ms] per PC | 10.300 | 6.866 | 5.150 |

In order for the HBM3 to perform ECS operations when in ECS Mode, the host needs to issue periodic REFab commands. The maximum average spacing between REFab commands for the DRAM to complete the automatic scrub within the recommended t_{ECS} (e.g. 24 hours) is t_{ECSint} . Meeting this REFab requirement allows the DRAM to perform the ECS operations without placing additional restrictions on refresh mode usage, i.e., all bank/per-bank refresh or normal mode refresh, while in ECS mode. REFab commands issued in excess of required by the DRAM for ECS operations (one per t_{ECSint}) may be used by the DRAM for normal refresh operation.

6.9.4 Error Check and Scrub (ECS) (cont'd)

ECS related logging: The registers are allocated per PC and SID accessible via the IEEE 1500 interface.

- 1. When the on-die ECC detects an error, the DRAM address of the error must be logged in the form of Bank, Row, Column, Error Type Severity
- 2. The error is logged within t_{ECSC} and accessible via IEEE 1500

The priority of error logging is defined in Table 57.

Table 57 — Error Overwrite Priority Rules to Handle Multiple Error Logging

| Previous Error | | Curren | t Error | | | | | |
|--|----------|----------|----------|--------|--|--|--|--|
| | NE | CEs | CEm | UE | | | | |
| NE (No error) | None | Update | Update | Update | | | | |
| CEs (Corrected single-bit error) | Maintain | Update | Update | Update | | | | |
| CEm (Corrected multi-bit error) | Maintain | Maintain | Update | Update | | | | |
| UE (Uncorrectable error) | Maintain | Maintain | Maintain | Update | | | | |
| NOTE 1 Logging of newest error may be lost in case of a simultaneous reset and new ECS error | | | | | | | | |

NOTE 2 In the case of MR8 OP2 = 1, reset of ECS error log can only be guaranteed when captured WDR of ECS error log is valid

Reset of ECS error log:

A reset of the ECS error log clears all VALID bits of the ECS_ERROR_LOG WDR to 0b and the error priority log to "NE" (no error). There are three independent methods for clearing the error log:

- The host may issue device RESET
- The host may issue a log reset according to MR9 OP7
- The host may configure MR8 OP2 ECS error log auto-reset, in which case the error log will be reset upon read of the error log

Error counting:

The number of CEs are counted during ECS in order to control whether the severity information of CEs is conveyed on the SEV pins during READ operations. Error counting assumes one codeword covering each access.

- ERRCNT == number of error events accumulated during ECS
- ERRCNT is independently maintained per PC and SID
- CEs count as one event toward ERRCNT
- CEm and UE do not count toward ERRCNT
- If more than one codeword is used, a CEs in both codewords counts as a CEm
- ERRCNT will be incremented a maximum of one for any codeword size

Reset of ERRCNT:

Automatic reset internally by HBM3 after each t_{ECS}

6.9.5 On-die ECC Transparency Protocol

An HBM3 device must provide transparency of actions by the on-die ECC engine. The specific information to be conveyed and the method of conveyance is given in Table 58.

Table 58 — Transparency Attributes and Their Access/Control Mechanism

| Attribute | Operation | Transparency Mechanism |
|--|-----------|------------------------|
| Real-time severity metadata | RD/RDA | Two SEV pins per PC |
| Logging address and severity of an error | ECS | IEEE1500 register |

Severity Metadata: The severity of an error denotes the outcome of the on-die ECC processing over a codeword(s) during a READ operation. The severity information is conveyed on the SEV pins together with the data transfer on the DQ pins. Severity transmission will use the encoding shown in the Table 59 for each BL8 transaction.

Table 59 — Severity Encodings on the SEV pins

| Severity | Pin | Burst Position | | | | | | | |
|----------|--------|----------------|---|---|---|---|---|---|---|
| | | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| NE | SEV[0] | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | SEV[1] | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| CEs | SEV[0] | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| | SEV[1] | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| CEm | SEV[0] | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| | SEV[1] | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| UE | SEV[0] | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | SEV[1] | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |

Severity Metadata Signaling Control: The HBM3 device includes a mode register MR9 OP1 to enable or disable the severity metadata signaling by the HBM3 device.

Table 60 — Severity Transmission on READ

| On-die ECC Severity | NE | CEs | CEm | UE |
|----------------------|----|---|-----|----|
| Severity on SEV[1:0] | NE | NE if ERRCNT <= ERRTH CEs if previous or current ERRCNT > ERRTH | CEm | UE |

6.9.5 On-die ECC Transparency Protocol (cont'd)

The CEs output enable timing for SEV is shown in Figure 73.




Figure 73 — ECS CEs Output Enable Timing for SEV Signaling

6.9.6 ECC Engine Test Mode

HBM3 devices provide ECC engine testing method of the on-die ECC engine only, not error access into the core. The outcome of the error injection is reported according to the transparency protocol.

Selection by MRS

ECC Engine Test Mode

0 - Normal Operation (Default)
1 - ECC Engine Test Mode

0 - CW0 (Codeword0)

Error Vector Patterns
(MR9 OP3)

Data '1' means error bit and Data '0' means non-error bit

1 - CW1 (Codeword1)

Data '0' means error bit and Data '1' means non-error bit

Table 61 — ECC Engine Test Modes

While in the ECC engine test mode in Table 61,

- WR will function as an error injection command, Write DQ data is error injection pattern (CW0 or CW1 by MR9 OP3)
- 2. RD will function as an outcome output command, Read DQ/ECC/SEV data is the outcome of ECC engine test

6.9.6 ECC Engine Test Mode (cont'd)

The following sequence must be satisfied to perform a functional On-die ECC engine test mode of HBM3 DRAM. See Figure 74 and Table 62.

- 1. The HBM3 device registers Mode Register Set command (MRS) by MR9 OP[3:2] for the entry of On-die ECC engine test mode in Table 61. Error severity reporting must be enabled via the SEVR bit in MR9 OP1. The MD bit in MR9 OP0 must be set according to the user's desire to include the ECC signals in this test or not.
- 2. As an example in Table 62 Example of Error Vectors and Corresponding Severity for the engine test, write "1" as Error and "0" as NE(No Error) in the case of CW0 mode. The symbol boundary is vendor specific, and output and severity information are determined according to the error type injected by the host.
- 3. To check the result of engine test, read the output after t_{WTR} .
 - A. The DQs will show the correction data as ALL "0" when the DATA is CEs or CEm in the case of CW0. Also, the output will show the values as written data when the DATA is UE case.
 - B. The BL[7:4] of SEV[1:0] pins will indicate NE, CEs, CEm and UE. CEs severity information can be real-time signaling via SEV[1:0]. During ECC engine test, #ERRTH value is ignored.
- 4. Repeat the 2, 3, 4 sequence and the operation for the engine test after t_{RTW} .
 - A. E.g.) Mode entry WR-RD WR-RD WR-RD ...
 In this case, a single WR must be followed by a single RD.

The mapping between DQ/ECC and DATA[271:0] is vendor specific. When the MRS bit is enabled, the core is not accessed, and the data pattern is interpreted as an error vector. When HBM3 is in the ECC Engine Test Mode, it does not guarantee data retention and the only allowed commands are CNOP, WR, RD and MRS to disable this test mode.




Figure 74 — The Block Diagram of On-die ECC Engine and Path for ECC Engine Test Mode

6.9.6 ECC Engine Test Mode (cont'd)

Table 62 — Example of Error Vectors and Corresponding Severity


| Severity | Error Vector Pattern (MR9 OP3) | Error Vector Input[271:0] (Write data) | Error Vector Output[271:0] (Read data) | Severity (SEV[1:0]) | Note |
|----------|-----------------------------------|--|--|------------------------|------|
| NE | CW0 | 000000000000 | 000000000000 | NE | 1 |
| | CW1 | 111111111111 | 1111111111111 | | 2 |
| CEs | CW0 | 100000000000 | 000000000000 | CEs | 1 |
| | | 000000000001 | 000000000000 | | |
| | CW1 | 011111111111 | 111111111111 | | 2 |
| | | 111111111110 | 111111111111 | | |
| CEm | CW0 | 000000001111 | 000000000000 | CEm | 1, 3 |
| | | 111100000000 | 000000000000 | | |
| | CW1 | 111111110000 | 111111111111 |] | 2, 3 |
| | | 000011111111 | 111111111111 | | |
| UE | CW0 or 1 | None of the above | Not specified | UE | |

NOTE 1 CW0 indicates that 1 means the error bit and 0 means normal bit.

NOTE 2 CW1 indicates that 0 means the error bit and 1 means normal bit.

NOTE 3 CEm is limited to a symbol.

6.9.6 ECC Engine Test Mode (cont'd)



- NOTE 1 WRITE and READ address must be the same for ECC Engine Test Mode.
- NOTE 2 WRITE and READ commands don't require a preceding ACT command for ECC Engine Test Mode.
- NOTE 3 No other commands are allowed except CNOP and MRS to disable ECC Engine Test mode.
- NOTE 4 WL = 4 and RL = 6 are shown as an example.
- NOTE 5 DATA = DQ[31:0], DBI[3:0], ECC[1:0], ŠEV[1:0] for PC0 and DATA = DQ[63:32], DBI[7:4], ECC[3:2], SEV[3:2] for PC1. WDQS_t/_c = WDQS0_t/_c for PC0 and WDQS1_t/_c for PC1. RDQS_t/_c = RDQS0_t/_c for PC0 and RDQS1_t/_c for PC1.
- NOTE 6 Da, ..., Da+7 = data-in for WRITE command. Db, ..., Db+7 = data-out for READ command.
- NOTE 7 $t_{\text{WDOS2DO O}}$, $t_{\text{DOSS}} = 0$ and nominal t_{OW} are shown for illustration purposes.
- NOTE 8 t_{WTR} should be t_{WTRL} by both WRITE and READ access banks in the same bank group for ECC Engine Test Mode.
- NOTE 9 WDBI and RDBI could be on or off. WDBI is controlled with MR0 OP1 and RDBI is controlled with MR0 OP0.
- NOTE 10 WDBI and RDBI off are recommend for output of ECC Engine Test Mode. (see Table 62 Example of Error Vectors and Corresponding Severity)
- NOTE 11 SEVR on is mandatory to verify on-die ECC transparency.
- NOTE 12 It is recommended that the MD bit is evaluated and the ECC signals are not included with MD on.
- NOTE 13 The WRITE and READ commands do not require a preceding ACT command in this test mode.

Figure 75 — Timing Diagram of ECC Engine Test Mode

6.10 WOSC

6.10.1 WDQS Interval Oscillator

As voltage and temperature change on the HBM3 DRAM, the WDQS clock tree delay will shift and may require re-training. The HBM3 DRAM includes an internal WDQS clock-tree oscillators to measure the amount of delay over a given time interval (determined by the controller), allowing the controller to compare the trained delay value to the delay value seen at a later time. The WDQS Interval Oscillator ("oscillator") will provide the controller with important information regarding the need to re-train, and the magnitude of potential error. The oscillator is not associated with any channel and operates fully independent of any channel's operating frequency or state (e.g. bank active, bank idle, power-down or self refresh). Also, no CK, WDQS or WRCK clock is required while the oscillator is counting. The oscillator is disabled by default upon power-up.

The IEEE1500 instructions WOSC_RUN and WOSC_COUNT are associated with the oscillator. Setting the WOSC_START_STOP bit in the WOSC_RUN Wrapper Data Register to 1 will start an internal ring oscillator that counts the number of times a signal propagates through a copy of the WDQS clock tree. The oscillator is stopped by setting the WOSC_START_STOP bit back to 0. The maximum count is 2²⁴ - 1, and the longest run time for the oscillator to not overflow the counter can be calculated as follows:

Longest Run Time Interval = $2^{24} * t_{RX DQS2DQ}(min)$

The validity of the clock count is indicated by the WOSC_COUNT_VALID bit in the WOSC_COUNT Wrapper Data Register. The default state of 0 indicates an invalid count. The state is also set to 0 when the oscillator is started. When the oscillator stops, the WOSC_COUNT_VALID bit is set to 1 to indicate a valid count, and the result of the counter is stored in the WOSC_COUNT_VALUE field of the WOSC_COUNT_WDR. The WOSC_COUNT_VALID bit will remain 0 (invalid) if the counter overflows (2²⁴ or more cycles) or if the oscillator is interrupted by pulling RESET_n to LOW. On the other hand, pulling WRST_n to LOW does not impact the oscillator's operation. After the oscillator stops the host may issue the WOSC_COUNT instruction to read out the count.

The controller may adjust the accuracy of the result by running the oscillator for shorter (less accurate) or longer (more accurate) duration. The accuracy of the result for a given temperature and voltage is determined by the following equation:

WDQS Oscillator Granularity Error = 2 * (WDQS delay) Run Time

Where:

- Run Time = total time between the oscillator starting and automatically stopping
- WDQS delay = the value of the WDQS clock tree delay $[t_{RX DOS2DO}(min/max)]$

Additional matching error must be included, which is the difference between WDQS training circuit and the actual WDQS clock tree across voltage and temperature. The matching error is vendor specific.

Therefore, the total accuracy of the WDOS Oscillator counter is given by:

WDQS Oscillator Accuracy = 1 - Granularity Error - Matching Error

6.10.1 WDQS Interval Oscillator (cont'd)

Example: If the total time between start and stop is 100 ns, and the maximum WDQS clock tree delay is 400 ps [$t_{RX\ DQS2DQ}(max)$], then the WDQS Oscillator Granularity Error is:

WDQS Oscillator Granularity Error =
$$2 * (0.4 \text{ ns}) = 0.8\%$$

100 ns

This equates to a granularity timing error of 3.2ps.

Assuming a circuit Matching Error of 5.5ps across voltage and temperature, then the accuracy is:

WDQS Oscillator Accuracy =
$$1 - 3.2 + 5.5 = 97.8\%$$

400

Example: Running the WDQS Oscillator for a longer period improves the accuracy. If the total time between start and stop is 250ns, and the maximum WDQS clock tree delay is 400ps [t_{RX_DQS2DQ}(max)], then the WDQS Oscillator Granularity Error is:

WDQS Oscillator Granularity Error =
$$\frac{2 * (0.4 \text{ ns})}{250 \text{ ns}}$$
 = 0.32%

This equates to a granularity timing error or 1.28ps.

Assuming a circuit Matching Error of 5.5ps across voltage and temperature, then the accuracy is:

6.10.1 WDQS Interval Oscillator (cont'd)

The WDQS Interval Oscillator matching error is defined as the difference between the WDQS training circuit (interval oscillator) and the actual WDQS clock tree across voltage and temperature.

Parameters:

- t_{RX_DQS2DQ} : Actual WDQS clock tree delay
- t_{WDOSosc}: Training circuit (interval oscillator) delay
- WOSC_{Offset(V)}: Average delay difference over voltage
- WOSC_{Offset(T)}: Average delay difference over temp
- WOSC_{Match(V):} WDQS oscillator matching error over voltage
- WOSC_{Match(T)}: WDQS oscillator matching error over temp




Figure 76 — Oscillator offset (WOSC_{offset(V)})

WOSC_{Match(V)}:

$$WOSC_{Match(V)} = [t_{RX_DQS2DQ(V)} - t_{WDQSosc(V)} - WOSC_{offset(V)]}]$$

 $t_{DQSosc(V)}$:

$$t_{WDQSosc(V)} = \underline{Runtime}$$
2 * Count

6.10.1 WDQS Interval Oscillator (cont'd)




Figure 77 — Oscillator offset (WOSC_{offset(T)})

 $WOSC_{Match(T)}$:

$$WOSC_{Match(T)} = [t_{RX DQS2DQ(T)} - t_{WDQSosc(T)} - WOSC_{offset(T)}]$$

 $t_{WDQSosc(T)}$:

$$t_{WDQSosc(T)} = \underline{Runtime} \\ 2 * Count$$

6.10.1 WDQS Interval Oscillator (cont'd)

Table 63 — WDOS Oscillator Matching Error Specification

| Parameter | Symbol | Min | Max | Unit | Notes |
|---|---------------------------|-----|-----|------|------------|
| WDQS Oscillator Matching Error: voltage variation | WOSC _{Match(V)} | | | ps | 1, 2, 3, 5 |
| WDQS Oscillator Matching Error: temperature variation | $WOSC_{Match(T)}$ | | | ps | 1, 2, 3, 5 |
| WDQS Oscillator Offset for voltage variation | WOSC _{offset(V)} | | | ps | 2, 5 |
| WDQS Oscillator Offset for temperature variation | $WOSC_{offset(T)}$ | | | ps | 2, 5 |
| NOTE 1 The WOSC _{Match} is the matching error per between the actual WDQS and WDQS interval oscillator over voltage or | | | | | |

- NOTE 2 This parameter will be characterized or guaranteed by design.
- NOTE 3 The input stimulus for t_{RX DOS2DO} will be consistent over voltage and temp conditions.
- $t_{RX_DQS2DQ(V,\,or\,T)}\,delay\,wil\bar{l}\,be\,the\,average\,of\,WDQS\,to\,DQ\,delay\,over\,the\,runtime\,period.$ NOTE 4
- NOTE 5 The matching error and offset of the oscillator came from WDQS Interval oscillator.
- NOTE 6 These parameters are defined per device.

6.10.2 tWDQS2DQ I Offset due to Temperature and Voltage Variation

As temperature and voltage change on the HBM3 DRAM, the WDQS clock tree will shift and may require retraining. The oscillator is usually used to measure the amount of delay over a given time interval (determined by the controller), allowing the controller to compare the trained delay value to the delay value seen at a later time. The t_{WDOS2DO} I offset due to temperature and voltage variation specification can be used for instances when the oscillator cannot be used to control the two co

6.11 DCA and DCM

6.11.1 Duty Cycle Adjuster (DCA)

HBM3 DRAMs support a Duty Cycle Adjuster (DCA) that allows the memory controller to adjust the DRAM internally generated WDQS to compensate for a systemic duty cycle error on WDQS. The DCA is located before the WDQS divider or equivalent (see High Level Block Diagram Example of Clocking Scheme Figure 10). The DCA will affect the WDQS duty cycle for both Write and Read operations.

A separate DCA is provided for each WDQS (See Table 23):

- the DCA for WDQS0 (PC0) is controlled via MR11 OP[3:0];
- the DCA for WDQS1 (PC1) is controlled via MR11 OP[7:4];

A range of -7 steps to +7 steps is supported as shown in Figure 78 and changes the effective internal WDQS duty cycle as follows:

- a positive value increases the effective twosh time and decreases the effective twost time;
- a negative value decreases the effective t_{WOSH} time and increases the effective t_{WOSL} time.

The use of the DCA is optional for the memory controller and is not supported at CK clock frequencies lower than f_{CKDCA} ; at those frequencies it is required to disable the DCA by setting the DCA code to the default value (0000).

A duty cycle adjustment, with or without a duty cycle monitor sequence, shall be performed prior to WDQS-to-CK Alignment Training.

An example of the effect of a DCA code change to the WDQS duty cycle is shown in Figure 79. The maximum offset and step are given in Table 64.




Figure 78 — Duty Cycle Adjuster Range

Table 64 — DCA Maximum Offset and Step Size


| Parameter | Min | Max | Unit | Notes |
|--------------------------------------|-----|-----|------|-------|
| Duty cycle adjuster maximum offset | 15 | 35 | ps | 1, 2 |
| Duty cycle adjuster single step size | 2 | 5 | ps | 1, 3 |

Note 1 The values are guaranteed by design.

Note 2 The parameter describes the absolute maximum offset from step 0 to step +7 or from step 0 to step -7.

Note 3 The single step size reflects the non-linearity of each step.

6.11.1 Duty Cycle Aligner (DCA) (cont'd)



NOTE 1 Refer to the AC Timings clause for the definition of t_{WQSH} , t_{WQSL} and t_{WDQS} .

Figure 79 — Relationship Between WDQS Waveform and DCA Code Change (Example)

6.11.2 **Duty Cycle Monitor (DCM)**

The HBM3 DRAM includes a Duty Cycle Monitor (DCM) that allows the memory controller to observe the DRAM internal WDQS clock tree duty cycle distortion.

The DCM is controlled via MR8 OP1 (see Table 20). Once DCM is enabled by setting MR8 OP1 to 1, the DCM will start the WDQS duty cycle distortion measurement and provide the result on DERR0 for DWORD0 (PC0) and on DERR1 for DWORD1 (PC1) after waiting at least t_{DCMM} time. An even number of continuous WDQS pulses will be required for the complete duration of the measurement cycle, from the MRS command that initiates the measurement until the t_{DCMM} timing has been met. The result will remain valid until the DCM is disabled by setting MR8 OP1 back to 0. The DERR outputs will then return to their default state latest after t_{MOD} has elapsed.

Commands allowed while in this mode are REFab, REFpb, RFMab, RFMpb, RNOP, CNOP and MRS to disable the duty cycle monitor. Internal current spikes generated by the use of REFab, REFpb, RFMab and RFMpb commands in this mode may negatively impact the training result. Controllers that cannot account for this impact should avoid use of REFab, REFpb, RFMab and RFMpb commands in this mode.


The DCM is not supported at CK clock frequencies lower than fCKDCA, as in the case of DCA.

| I able | e 05 — DCM Measurement Result | |
|-----------------------------------|--------------------------------------|-------|
| WDQS Duty Cycle | Result (DERR0, DERR1) | Notes |
| < 50% | LOW | 1 |
| ≥ 50% | HIGH | |
| NOTE 1 The result is valid a time | t _{DCMM} after enabling DCM | |

The following example command sequence may be used for WDQS duty cycle adjustment (see also Figure 80):

- 1. Enable both WDQS strobes;
- 2. Enable DCM and wait for t_{DCMM} ;
- 3. Observe the measurement result via DERR0 and DERR1 outputs;
- 4. Disable DCM and wait for t_{MOD}; DERR0 and DERR1 outputs return to their default state;
- Issue an MRS command to set an appropriate DCA codes for both WDQS strobes and wait for t_{MOD};
- Repeat steps 2 to 5 as needed;
- Perform WDQS-to-CK alignment training.

6.11.2 Duty Cycle Monitor (DCM) (cont'd)



NOTE 1 The host may send continuous WDQS pulses throughout the whole duty cycle adjustment procedure, in addition to the required WDQS pulses as shown in the figure.

Figure 80 — Example Sequence for WDQS Duty Cycle Correction

6.12 Self Repair

The HBM3 DRAM supports self repair to help improve SIP assembly yield or to achieve a high level of system reliability by scanning for and repairing failures in the DRAM during the initialization process.

The IEEE1500 instructions SELF_REP and SELF_REP_RESULTS are associated with the HBM3 self repair functionality. Self repair is initiated by setting WIR [7:0] to '1Ah' which loads the SELF_REP instruction. Since the instruction works on 8 channels at a time, WIR [12:8] must be set to '1Ch' or '1Dh' to select one half of the channels to run on. A parallel operation of Self Repair on both groups of 8 channels is not supported. SELF_REP clock source can be WRCK as a direct clock source or reference clock source or an internal clocked mode independent of WRCK and independent of any I/O functional clocks.

Setting REP_TYPE field, bits[3:2], of the SELF_REP instruction to '11b' will instruct the DRAM to start the first phase of the self repair process which is 'self-test' to identify any hard failures. The SELF_REP instruction works on one SID at a time and must be run on each SID separately by using the SID_SELECT field, bits [5:4]. The number of SELF_REP instructions required to check all channels and SIDs is listed in Table 66. The SELFR_REF_RATE field, bits [7:6], must be set by the host to control temperature compensated refresh rate.

Table 66 — SELF REP Instruction vs Stack Height

| | usie od seei_itei instruction vs | ~ ************************************ |
|--------------|----------------------------------|--|
| Stack Height | SID | Min # SELF_REP Instructions |
| | | to cover all 16 Channels |
| 4H | SID0 | 2 |
| 8H | SID0, SID1 | 4 |
| 12H | SID0, SID1, SID2 | 6 |
| 16H | SID0, SID1, SID2, SID3 | 8 |

The 'self-test' will use vendor specific pattern(s) that detect hard failures in the HBM3 DRAM. Once the 'self-test' phase is complete the DRAM will proceed to the 'auto-repair' phase. The 'auto-repair' automatically repairs failed address(es) from the 'self-test' phase with the number of failed addresses repaired vendor specific.

SELF_REP may be issued any time after the device has been properly initialized, specifically t_{INIT3} has been met and the DRAM is in the all banks idle state. Since the SELF_REP instruction operates on 8 channels at a time as selected by WIR[12:8], the 8 channels identified in 1Ch and 1Dh must be in the all banks idle state. See the vendor specification for the mapping of channels for 1Ch and 1Dh.

During the self repair process the host can poll the DRAM for status using the SR_PROGRESS field of the SELF_REP instruction. The DRAM will report whether the "self-test" is in progress, the "auto-repair" is in progress or the self repair process has completed or not running.

Once the self repair process is complete, the SELF_REP_RESULTS instruction can be issued to read out the results. The DRAM will report the results for each SID and will indicate whether; i) fails remain, ii) unrepairable fails remain; iii) SELF_REP should be run again; or iv) Self Repair has not run since INIT or no fails remain after most recent run.

6.12 Self Repair (cont'd)

If after running both the 'self-test' and 'auto-repair' phases the results indicate that fails remain, the SELF REP instruction can be issued to run only the 'auto-repair' phase to repair additional fails by setting the REP_TYPE to '10b'. With REP_TYPE set to '10b' the DRAM will repair additional row addresses from the previous 'self-test'. If additional fails remain, the host can continue to issue SELF_REP instructions with REP_TYPE= '10b', followed by SELF_REP_RESULTS, until the DRAM reports '00b' to indicate that there are no fails remaining. If the DRAM reports '11b', this is an indication to the host to run SELF_REP again with either REP_TYPE set to '01b' ('self-test only) or '11b' (self-test and auto-repair) to load internal fail addresses from the 'self-test' phase.

With REP_TYPE set to '01b', the SELF_REPAIR instruction will only run the 'self-test' phase and the host can check the results after completion to decide next steps.

If the host runs the 'auto-repair' only without previously having run the 'self-test' phase, then the SELF REP RESULTS instruction will report '00b' as there are no failing address(es).

If the DRAM reports "Unrepairable fails remain" on a channel, this indicates that there are not enough repair elements remaining to repair failed addresses latched during the 'self-test' phase. The host can decide whether to run self repair again to repair other channels or complete the repair process.

Once the self repair process is complete, the host must issue a reset of the DRAM by driving RESET_n to low and then following the Initialization Sequence with Stable power.

The host is able to cancel the self repair in progress by using the SELF_REP instruction with REP_TYPE set to '00b', however only the "self-test" phase can be cancelled. The SR_PROGRESS field of the SELF_REP will be set to '00b' and the host must wait t_{SELF_CANCEL} before any additional SELF repair. If no further repair is needed, the host must reset the DRAM.

If the host does not use the polling to determine completion then the following timing parameters will indicate the completion of the REP_TYPE.

Table 67 — SELF REPAIR Timings

| Parameter | REP_TYPE | Phase | Min/Max | Unit |
|--------------------------|----------|---------------------------|---------|------|
| t _{SELF_HEAL} | 11b | Self-test and Auto-repair | Max | S |
| t _{SELF_REP} | 10b | Auto-repair | Max | S |
| t _{SELF_NR} | 01b | Self-test | Max | S |
| t _{SELF_CANCEL} | 00b | Self-test cancel time | Max | μs |

Self repair resources are vendor specific. The Self repair resources can be shared with the hard/soft repair resources if the DRAM supports two or more resources per bank. The SHARED_REP_RES field of the DEVICE_ID indicates whether the DRAM supports separate or shared resources. If the DRAM shares the resources the host can use the HS_REP_CAP instruction to tell how many resources are available for self repair. When resources shared, any repairs done by self repair will update the resources per bank. The number of repair done by the DRAM per SELF_REP instruction is vendor specific.

6.12 Self Repair (cont'd)

If the DRAM shares resources with self repair, the DRAM must not use all the available resources in a bank. One resource per bank must be left for the host to perform soft repair. If the host desires to allow self repair to use all of the shared resources then the SHARED_OVERRIDE field can be set to '1b'. If the resources are not shared the SHARED_OVERRIDE field will be ignored. Before any self repair, the host is recommended to clear any soft repairs using the undo function on the channels the host plans to run self repair, or a chip reset. Failure to do so could result in the DRAM using the shared resources and operation is then not guaranteed, including loss of data. After the self repair is complete the host can perform soft repairs after checking if resources are available. Table 68 illustrates the expected behavior of the DRAM and the expected SEL_REP_RESULTS when SHARED_OVERRIDE is set to '0' and '1'.

Table 68 — SELF_REP – Expected DRAM Behavior When Resources Shared

| Case | Resource | | | • | Exam | ples | | |
|------|----------------------|-----------------------------------|-------|---------------------------|---------------------------------|---|----------------------------------|------------------------------------|
| | vs Fails | Resource(s) before SELF_REP | Fails | Override (0 = default) | DRAM behavior | Results | Resource(s) after SELF_REP | Subsequent Hard/ Soft repair |
| 1 | Resources < Fails | 1 | 2 | 0 (No) | No repair | Unrepairable fails remain | 1 | Yes |
| | | | | 1 (Yes) | Auto- repair | Unrepairable fails remain | 0 | No |
| 2 | Resources = Fails | 2 | 2 | 0 (No) | No repair | Unrepairable fails remain | 2 | Yes |
| | | | | 1 (Yes) | Auto- repair(s) ¹ | No fails remain (Fails remain) ² | $0(1)^3$ | No (Yes) ³ |
| 3 | Resources > Fails | 3 | 2 | 0 (No) | Auto- repair(s) ¹ | No fails remain (Fails remain) ² | 1 (2) ⁴ | Yes |
| | | | | 1 (Yes) | Auto- repair(s) ¹ | No fails remain (Fails remain) ² | 1 (2) ⁴ | Yes |

- NOTE 1 The number of repairs per SELF REP instruction is vendor specific.
- NOTE 2 If the DRAM does 1 repair per SELF_REP then after the initial SELF_REP the DRAM will report 'fails remain' and the host will need to issue a second SELF_REP to repair the other fail so that the results are 'no fails remain'. If the DRAM repairs both fails in one SELF_REP instruction then the results will be 'no fails remain.
- NOTE 3 If the DRAM only does 1 repair per SELF_REP, the host has the option to do no further repair and leave the remaining resource for soft repair or use up the one remaining resource with an additional SELF_REP. If the DRAM does more than 1 repair per SELF_REP then the host cannot do subsequent soft repair.
- NOTE 4 For Case 3 the number of resources repaired depends on whether the initial SELF_REP repairs 1 fail or both.

6.12 Self Repair (cont'd)

Figure 81 provides a flow chart showing the 3 flows for REP TYPE field of the SELF REP instruction.




Figure 81 — Self Repair Flowchart

7 Operating Conditions

7.1 Absolute Maximum DC Rating

Table 69 — Absolute Maximum DC Ratings

| Table 07 Hosolute Maxi | mum DC Itu | 11153 | | |
|--|--------------------------|-------------|------|-------|
| Parameter | Symbol | Rating | Unit | Notes |
| Voltage on V_{DDC} relative to V_{SS} | V_{DDC} | -0.3 to 1.4 | V | 1, 2 |
| Voltage on V_{DDQ} relative to V_{SS} | V_{DDQ} | -0.3 to 1.4 | V | 1, 2 |
| Voltage on V_{DDQL} relative to V_{SS} | V_{DDQL} | -0.3 to 0.8 | V | 1, 2 |
| Voltage on V _{PP} relative to V _{SS} | V_{PP} | -0.3 to 2.1 | V | 1, 2 |
| Voltage on any signal pin relative to V_{SS} | $V_{\rm IN}, V_{ m OUT}$ | -0.3 to 1.4 | V | 1, 2 |
| Storage Temperature | T _{STORAGE} | | °C | 1, 2 |

- NOTE 1 Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational clauses of this standard is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- NOTE 2 See HBM3 Power-up and Initialization Sequence for the relationship between the power supplies.
- NOTE 3 Storage temperature is the case surface temperature on the center/top side of the HBM3 device. For the Measurement conditions, please refer to JESD51-2 standard.

7.2 Recommended DC Operating Condition

Table 70 — Recommended DC Operating Condition

| Parameter | Symbol | Minimum | Typical | Maximum | Unit | Notes |
|---|---------------|---------|---------|---------|------|-------|
| Core Supply Voltage | $V_{ m DDC}$ | 1.067 | 1.1 | 1.177 | V | 1, 2 |
| I/O Supply Voltage | V_{DDQ} | 1.067 | 1.1 | 1.177 | V | 1, 2 |
| Supply Voltage for TX Driver Output Stage | $V_{ m DDQL}$ | 0.38 | 0.4 | 0.44 | V | 2 |
| Pump Voltage | V_{PP} | 1.746 | 1.8 | 1.95 | V | 2 |

- NOTE 1 V_{DDC} and V_{DDQ} supplies are independent of each other and must not be tied together internally on the HBM3 DRAM
- NOTE 2 The voltage ranges are defined at the HBM3 DRAM micropillars. DC bandwidth is limited to 20MHz.

7.3 Operating Temperature

Table 71 — Operating Temperature

| | 14010 11 0 | permana | | | | |
|----------------------------------|------------|---------|---------|---------|------|-------|
| Parameter | | Symbol | Minimum | Maximum | Unit | Notes |
| Operating Temperature | Standard | T_N | | | °C | 1 |
| Operating Temperature (Optional) | Extended | T_{E} | | | °C | 1, 2 |

NOTE 1 The operating temperature refers to the junction temperature of all memory die(s) and the optional logic die of the HBM3 DRAM. The host is required to monitor the operating temperature via the IEEE1500 test port instructions TEMPERATURE and CHANNEL_TEMPERATURE. The host is also required to monitor the CATTRIP output that signals if the junction temperature of any die in the HBM3 DRAM exceeds a catastrophic trip-point level that could result in permanent damage of the device.

NOTE 2 HBM DRAM may require additional Refresh cycle. Refer to vendor datasheet.



8 Electrical Characteristics and DQ/CA Rx

8.1 Leakage Current

Table 72 — Input Leakage Current

| Parameter | Symbol | Minimum | Max | Unit | Notes |
|--|---------------|------------------|-----|------|-------|
| Input leakage current for AWORD and DWORD inputs | I_{L1} | -5 | 5 | μΑ | 1 |
| Input leakage current for AWORD and DWORD outputs and I/O signals | I_{L2} | -15 | 15 | μА | 1 |
| NOTE 1 Any input $0V \le V_{IN} \le V_{DDOL}$. (All inputs pins including | g IEEE1500 no | t under test = 0 | V) | • | • |

8.2 Capacitance

Table 73 — Input/Output Capacitance

| Table 73 — Input/Output Capacitance | | | | | | | | |
|--|-----------------|-----|-----|------|-------|--|--|--|
| Parameter | Symbol | Min | Max | Unit | Notes | | | |
| | | | | | | | | |
| Input/Output Capacitance – DQs, DBI, DPAR, ECC, SEV | C _{IO} | | 0.5 | pF | 1 | | | |
| Input Capacitance – Row and pF | C_{ADDR} | | 0.5 | pF | 1 | | | |
| Column Address | | | | | | | | |
| Input/Output Capacitance – Read Strobe | C_{RDQS} | | 0.5 | pF | 1 | | | |
| Input Capacitance – Write Strobe | C_{WDQS} | | 0.5 | pF | 1 | | | |
| Input Capacitance – Clock | C_{CK} | | 0.5 | pF | 1 | | | |
| Input/Output Capacitance – DERR, AERR | C_{ERROR} | | 0.5 | pF | 1 | | | |
| NOTE 1 This parameter is not subject to production test. | | | | | | | | |

8.3 DQ Rx Voltage and Timing




Figure 82 — DQ receiver mask

The DQ input receiver mask for voltage and timing is shown in Figure 82 is applied per pin. The DQ Rx mask (V_{DIVW} , t_{DIVW}) defines the area the input signal must not encroach in order for the DQ input receiver to successfully capture an input signal with a BER of lower than TBD. The mask is a receiver property.

 $V_{\text{cent_DQ}(\text{pin_mid})}$ is defined as the midpoint between the largest $V_{\text{cent_DQ}}$ voltage level and the smallest $V_{\text{cent_DQ}}$ voltage level across all DQ pins for a given DRAM TBD (Determined by DRAM V_{REFD} training granularity, i.e., component/channel/DWORD) level. Each DQ V_{cent} is defined by the center, i.e., widest opening, of the cumulative data input eye as depicted in Figure 83. This clarifies that any DRAM TBD level variation must be accounted for within the DQ Rx mask.




Figure 83 — Across Pin V_{REFD} Voltage Variation

DQ Rx Voltage and Timing (cont'd) 8.3

Table 74 — Input Receiver Voltage Level Specification

| Parameter | Symbol | | | | | Speed | d Bin | | | | | Unit | Notes |
|--|--------------------|-------|------|-------|------|-------|-------|-------|------|-------|------|------|-------|
| | | 4.8 (| Gbps | 5.2 (| Gbps | 5.6 (| Gbps | 6.0 (| Gbps | 6.4 (| Gbps | | |
| | | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | | |
| DQ Rx Mask voltage p-p | $V_{ m DIVW}$ | | 120 | | 120 | | 120 | | 120 | | 120 | mV | 1, 2 |
| Input Slew Rate over V_{DIVW} | SR_{IN_DIVW} | 1 | 7 | 1 | 7 | 1 | 7 | 1 | 7 | 1 | 7 | V/ns | 3 |
| Rx single pulse amplitude | $ m V_{IHLDQ_AC}$ | 190 | | 190 | | 190 | | 190 | | 190 | | mV | 4 |

- NOTE 1 DQ Rx mask voltage and timing parameters are applied per pin and includes DRAM DQ to WDQS voltage AC noise impact for frequencies > 20MHz at a fixed temperature on a die.
- NOTE 2 DQ Rx mask voltage V_{DIVW} has to be centered around V_{cent DO(pin mid)}.
- NOTE 3 Input slew rate over V_{DIVW} mask centered at V_{cent_DQ(pin_mid)}.


 NOTE 4 DQ single input pulse amplitude into the receiver has to meet or exceed V_{IHLDQ_AC} at any point over the total UI. No timing requirement above level. V_{IHLDQ_AC} is the peak to peak voltage centered around $V_{cent_DQ(pin_mid)}$ such that $V_{IHL\ AC}/2$ min has to be met both above and below $V_{cent\ DO(pin\ mid)}$.

8.3 DQ Rx Voltage and Timing (cont'd)

DQ, WDQS Data-in at DRAM Latch

DO, WDOS Data-in at DRAM Pin

Center aligned to WDQS inter De-skew group
Center aligned to WDQS in De-skew group




twoos2DO I is measured at the center (midpoint) of the total window.


- NOTE 1 DQx and DQy are in the same data de-skewing group (Ta) in a DWORD.
- NOTE 2 DQx represents the max t_{WDOS2DOx 1} in group Ta, and DQy represents the min t_{WDOS2DOy 1} in group Ta, in this example.
- NOTE 3 t_{WDQS2DQc_I} represents the max t_{WDQS2DQb_I} and t_{WDQS2DQb_I} represents the min t_{WDQS2DQLI} in a DWORD, where Ta, Tb, and Tc are signals in each de-skewing group in this example. t_{WDOS2DQa_I} represents the reference of t_{WDOS2DQ} for comparison in this example.
- NOTE 4 Timing different between twoos2DOx 1 and twoos2DOx 1 represents the max tpo2DOtra 1, in this example.
- NOTE 5 Timing different between twoos2DOwb 1 and twoos2DOwc 1 represents the max tpo2DOter 1, in this example.
- NOTE 6 Refer to Table 38 for the signals that belong to each signal group.

8.3 DQ Rx Voltage and Timing (cont'd)

All of the timing terms in DQ to WDQS_t are measured from the WDQS_t/WDQS_c to the center midpoint of the t_{DIVW} window taken at the V_{DIVW} voltage levels centered around $V_{cent_DQ(pin_mid)}$. In Figure 84 the timings at the pins are referenced with respect to all DQ signal groups center aligned to the DRAM internal latch. The data to data offset in write de-skew group, $t_{DQ2DQtra_I}$, is defined as the difference between the min and max $t_{WDQS2DQ_I}$ for a given de-skew group. The data to data offset in different write de-skew group, $t_{DQ2DQter_I}$, is defined as the difference between the min and max $t_{WDQS2DQ_I}$ for a given DWORD. $t_{WDOS2DQ_O}$ is defined as the WDQS to read data and RDQS offset.



t_{DQ2DQtra_O} and t_{DQ2DQter_O}



- NOTE 1 $t_{DO2DOtra~O}$ is defined at the same input pattern for all DQ in the same de-skew group signals.
- NOTE 2 t_{DQ2DQter_O} is defined at the skew between de-skew group signals (T_a, T_b in this example) at the latest valid transition of the associated DQ pins. t_{WDQS2DQx_O} represents the min t_{WDQS2DQ_O} and t_{WDQS2Dqy_O} represents the max t_{WDQS2DQ_O}, in this example.
- NOTE 3 t_{DQSQtra O} is defined at the skew between RDQS to the last valid transition of the DQ pins in de-skew group T4.

Figure 85 — Read Data Timing Definitions of t_{DQ2DQtra_O}, t_{DQ2DQter_O}, and t_{DQSQtra_O}

8.4 AWORD Signaling

Table 75 — AWORD Receiver Voltage Level Specification

| Parameter | Symbol | Min | Max | Unit | Notes |
|---|-----------------|-------------------|-------------------|------|-------|
| Input HIGH Voltage | V_{IHCA} | $V_{REFCA} + 0.1$ | | V | 1, 3 |
| Input LOW Voltage | V_{ILCA} | | $V_{REFCA} - 0.1$ | V | 1, 3 |
| Command/Address Rx single pulse amplitude | V_{IHLCA_AC} | 240 | | mV | 2, 3 |

NOTE 1 V_{REFCA} based input receiver enabled (see MR14). For C, R, ARFU and APAR inputs.

NOTE 2 CA single input pulse amplitude into the receiver has to meet or exceed V_{IHL_AC} at any point over the total UI. No timing requirement above level. V_{IHLCA_AC} is the peak to peak voltage centered around V_{DDQL}/2 such that V_{IHLCA_AC}/2 min has to be met both above and below V_{DDQL}/2.

NOTE 3 Parameter is applied to all speed bins.




Figure 86 — CA Single Pulse Amplitude and Pulse Width

8.5 CK and WDQS Input Signaling

Table 76 — CK and WDQS Input Voltage Level Specification

| Parameter | Symbol | Min | Max | Unit | Notes |
|-----------------------------------|------------------|---------------------------------|---------------------------------|------|---|
| | Symbol | 112111 | IVIGA | CIII | -,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, |
| CK clock Input Differential Input | $ m V_{IDCK}$ | 160 | | mV | 1, 7 |
| Voltage | | | | | |
| CK clock Differential Input | V_{IXCK} | $V_{\rm DDOL}/2 - 40 \rm mV$ | $V_{\rm DDQL}/2 + 40 \text{mV}$ | V | 2, 7 |
| Cross-point Voltage | | <- | (- | | |
| WDQS Differential Input | $V_{\rm IDWDQS}$ | 150 | | mV | 3, 7 |
| Voltage | | | | | |
| WDQS Differential Input | V_{IXWDQS} | $V_{\rm DDQL}/2 - 30 \text{mV}$ | $V_{\rm DDQL}/2 + 30 \text{mV}$ | V | 4, 7 |
| Cross-point Voltage | ` | ` | ` | | |
| RDQS Differential Output | V_{OXRDQS} | $V_{DDQL}/2 - TBD$ | $V_{DDQL}/2 + TBD$ | V | 5, 6, 7 |
| Cross-point Voltage | | (- | <- | | |
| WDQS Differential Input | SR WDQS | TBD | TBD | V/ns | 7 |
| Slew Rate | | | | | |

- NOTE 1 V_{IDCK} is the magnitude of the difference between the input level on CK_t and the input level on CK_c.
- NOTE 2 The input reference level for timings referenced to CK is the point at which CK_t and CK_c cross.
- NOTE 3 V_{IDWDQS} is the magnitude of the difference between the input level on WDQS_t and the input level on WDQS_c.
- NOTE 4 The input reference level for timings referenced to WDQS is the point at which WDQS_t and WDQS_c cross.
- NOTE 5 Includes VDDQL, VDDQ AC noise impact of TBD mV (pk-pk) at the DRAM supply microbumps; AC noise includes system PDN impact.
- NOTE 6 This parameter is guaranteed by design at the DRAM micropillars with Output Timing reference load and Read DBI enabled.
- NOTE 7 Parameter is applied to all speed bins.

8.5 CK and WDQS Input Signaling (cont'd)




Figure 87 — CK Single Pulse

Table 77 — Differential Input Level for WDQS t, WDQS c

| Parameter | Symbol | Min | Unit | Notes |
|------------------------------|-----------------------------|-----|------|-------|
| WDQS Differential Input High | $V_{\mathrm{IHdiff_WDQS}}$ | TBD | mV | |
| WDQS Differential Input Low | V_{ILdiff_WDQS} | TBD | mV | |

Table 78 — Differential Input Slew Rate Definition for WDOS t. WDOS c

| Table 70 — Differential I | nput Siew Itate I | ocimination for the | 7Q5_G WDQ5_C |
|--|--------------------|-----------------------------|--|
| Description | From | То | Defined by |
| WDQS Differential Input Slew Rate for Rising Edge (WDQS_t - WDQS_c) | V_{ILdiff_WDQS} | $V_{\mathrm{IHdiff_WDQS}}$ | $\frac{ V_{\rm ILdiff_WDQS} - V_{\rm IHdiff_WDQS} }{/T_{\rm Rdiff}}$ |
| WDQS Differential Input Slew Rate for Falling Edge (WDQS_t – WDQS_c) | V_{IHdiff_WDQS} | $V_{\rm ILdiff_WDQS}$ | $\frac{ V_{ILdiff_WDQS} - V_{IHdiff_WDQS} }{/T_{Fdiff}}$ |




Figure 88 — Differential Input Slew Rate Definition for WDQS_t, WDQS_c

8.6 Midstack Signaling

Table 79 — Midstack Parameter Specification

| Tuble 75 Minustack I at affected Specification | | | | | | | | | | |
|--|--------------|----------------------|--------------------------------|------|-------|--|--|--|--|--|
| Parameter | Symbol | Min | Max | Unit | Notes | | | | | |
| Input HIGH Voltage for RESET_n and WRST_n, WRCK, SELECTWIR, SHIFTWR, | $ m V_{IHR}$ | $0.7 \times V_{DDQ}$ | | V | 1 | | | | | |
| CAPTUREWR, UPDATEWR and WSI inputs | | | | | | | | | | |
| Input LOW Voltage for RESET_n and WRST_n, | V_{ILR} | | $0.2 \text{ x V}_{\text{DDQ}}$ | V | 1 | | | | | |
| WRCK, SELECTWIR, SHIFTWR, | | | | | | | | | | |
| CAPTUREWR, UPDATEWR and WSI inputs | | | | | | | | | | |
| Output HIGH Voltage for CATTRIP, TEMP and | V_{OHR} | $0.7 \times V_{DDQ}$ | | V | | | | | | |
| WSO outputs | | | | | | | | | | |
| | | | | | | | | | | |
| Output LOW Voltage for CATTRIP, TEMP and | V_{OLR} | | $0.3 \times V_{DDQ}$ | V | | | | | | |
| WSO outputs | | | | | | | | | | |
| | | | | | | | | | | |
| NOTE 1 CMOS input receivers. For RESET_n, WRST | _n, WRCK, SE | LECTWIR, SHIF | ΓWR, CAPTURE | WR, | | | | | | |

UPDATEWR and WSI inputs.


8.7 Transmit Driver Currents

HBM3 drivers have programmable current settings with 20% accuracy. Driver targets, in mA are shown in Table 80 below.

Table 80 — Transmit Driver Current Specification

| Nominal (mA) | Min (mA) | Max (mA) | Notes |
|-----------------------------|----------------------------------|-------------|-------|
| 8.0 | 6.4 | 9.6 | 2 |
| 10.0 | 8.0 | 12.0 | 2 |
| 12.0 | 12.0 9.6 | | 2 |
| 14.0 | 14.0 11.2 | | 1, 2 |
| NOTE 1 Implementation opt | ional for devices not supporting | 5.4Gbps. | · |
| NOTE 2 Transmit driver curr | rent is based on measurement of | 0.5 x VDDQL | |

8.8 **Output Timing Reference Load**



NOTE $C = C_{TOTAL} - C_{IO}$; where $C_{TOTAL} = 2.50 \text{ pF}$.

Figure 89 — Timing Reference Load

8.9 Output Voltage Level

Table 81 — Output Voltage Level

| Parameter | Symbol | Min | Max | Unit | Notes |
|---------------------|-----------------|-----------------------------|-------------------|------|-------|
| Output HIGH Voltage | V _{OH} | $V_{DDQL}/2 + 60 \text{mV}$ | | V | |
| Output LOW Voltage | V_{OL} | | $V_{DDQL}/2-60mV$ | V | |

8.10 Output Rise and Fall Time




Figure 90 — Output Rise and Fall Definition

8.11 Overshoot/Undershoot

Table 82 — Overshoot/Undershoot Specification for AWORD and DWORD Signals

| Parameter | 4.8 Gbps | 5.2 Gbps | 5.6 Gbps | 6.0 Gbps | 6.4 Gbps | Unit | Notes |
|---|----------|----------|----------|----------|----------|-------|-------|
| Maximum peak amplitude allowed for overshoot area | 0.12 | 0.12 | 0.12 | 0.12 | 0.12 | V | |
| Maximum peak amplitude allowed for undershoot area | 0.12 | 0.12 | 0.12 | 0.12 | 0.12 | V | |
| Maximum overshoot area | 13 | 12 | 11 | 10 | 9 | mV-ns | |
| above V _{DDQL} Maximum undershoot area below V _{SS} | 13 | 12 | 11 | 10 | 9 | mV-ns | |




Figure 91 — Overshoot, Undershoot Definition

9 IDD Specification

9.1 IDD and IPP Specification Parameters and Test Conditions

This clause defines operating current measurement conditions and loop pattern.

- I_{DD} currents are measured as time-averaged currents with all V_{DDC} microbumps of the HBM3 device under test tied together.
- I_{PP} currents use the same definitions as I_{DD} except that the current on the V_{PP} supply is measured. All V_{PP} microbumps of the HBM3 device under test are tied together for I_{PP} current measurements.
- I_{DDQ} currents are measured as time-averaged currents with all V_{DDQ} microbumps of the HBM3 device
 under test tied together are not included in the measurements. Instead, DRAM vendors shall provide
 simulated values using the I_{DD4R} measurement-loop pattern as defined in Table 83.
- I_{DDQL} currents are measured as time-averaged currents with all V_{DDQL} microbumps of the HBM3 device under test tied together. Output reference load C_{TOTAL} is 2.5 pF, and the simulated load driving current can be added to the IDDQL if vendor uses no load for this measurement.
- I_{DD}, I_{DDQ}, I_{DDQL} and I_{PP} measurements are taken with all channels of the HBM3 device simultaneously executing the same pattern. However, values in the vendor's datasheet shall be given per channel.

For IDD measurements, the following definitions apply:

- "0" and "LOW" are defined as $V_{IN} \le V_{IL}(max)$;
- "1" and "HIGH" are defined as V_{IN} ≥ V_{IH}(min);
- WL, RL, RAS and RTP are programmed to appropriate values;
- DBIac is enabled for Reads and Writes;
- SEV and parity are disabled;
- MD is enabled in MR9;
- CNOP/RNOP commands and all address inputs are stable during idle command cycles;
- Some I_{DD} Measurement-Loop pattern use high order address bits RA14 and RA13 which are not
 defined for all densities. In those cases the respective undefined address bit(s) shall be kept LOW.
- Basic I_{DD} Measurement Conditions are described in Table 83.
- I_{DD} Measurements are done after properly initializing the HBM3 device. This includes the pre-load of the memory array with data pattern used with I_{DD4R} measurements.
- The I_{DD} Measurement-Loop patterns shall be executed at least once before actual I_{DD} measurement is started.
- For timing parameters used with I_{DD} Measurement-Loop pattern: $nRC = tRC/t_{CK}$; $nRAS = t_{RAS}/t_{CK}$, $nRP = t_{RP}/t_{CK}$, and $nRFC = t_{RFC}/t_{CK}$. If not already an integer, round up to the next integer.




Figure 92 — Measurement Setup for IDD and IPP Measurements

Table 83 — Basic IDD/IDDQ/IPP/IDDQL Measurement Conditions

| Parameter/Condition | Symbol |
|--|---|
| r at a meter/Condition | Symbol |
| One Bank Activate Precharge Current: $t_{CK} = t_{CK}(min)$; t_{RC} , t_{RAS} and t_{RP} as defined in Table 84; R and C inputs are HIGH between valid commands; DQ, ECC and DBI inputs are LOW; bank and row addresses with ACT and PRE commands as defined in Table 85. | I_{DD0} , I_{DDQ0} , I_{PP0} , I_{DDQL0} |
| Precharge Power-down Current: Device in Precharge Power-Down is issued; $t_{CK} = t_{CK}(min)$; all banks are idle; R0 input is LOW; R[9:1] and C inputs are HIGH; DQ, ECC and DBI inputs are LOW | $I_{DD2P}, I_{DDQ2P},$ I_{PP2P}, I_{DDQL2P} |
| Precharge Power-down Current with clock stop: Device in Precharge Power-Down is issued; CK_t is LOW; CK_c is HIGH; all banks are idle; R0 input is LOW; R[9:1] and C inputs are HIGH; DQ, ECC and DBI inputs are LOW | $I_{\mathrm{DD2P0}},\\I_{\mathrm{DDQ2P0}},\\I_{\mathrm{PP2P0}},\\I_{\mathrm{DDQL2P0}}$ |
| Precharge Standby Current: $t_{CK} = t_{CK}(min)$; all banks are idle; R and C inputs are HIGH; DQ, ECC and DBI inputs are LOW | $I_{\mathrm{DD2N}}, \ I_{\mathrm{DDQ2N}}, I_{\mathrm{PP2N}}, \ I_{\mathrm{DDQL2N}}$ |
| Active Power-down Current: Device in Active Power-Down is issued; $t_{CK} = t_{CK}(min)$; one bank is active; R0 input is LOW; R[9:1] and C inputs are HIGH; DQ, ECC and DBI inputs are LOW | $I_{DD3P}, I_{DDQ3P},$ I_{PP3P}, I_{DDQL3P} |
| Active Power-down Current with clock stop: Device in Active Power-Down is issued; CK_t is LOW; CK_c is HIGH; one bank is active; R0 input is LOW; R[9:1] and C inputs are HIGH; DQ, ECC and DBI inputs are LOW | $I_{\mathrm{DD3P0}}, \ I_{\mathrm{DDQ3P0}}, \ I_{\mathrm{PP3P0}}, \ I_{\mathrm{DDQL3P0}}$ |
| Active Standby Current: $t_{CK} = t_{CK}(min)$; one bank is active; R and C inputs are HIGH; DQ, ECC and DBI inputs are LOW | $I_{\rm DD3N}, \\ I_{\rm DDQ3N}, I_{\rm PP3N}, \\ I_{\rm DDQL3N}$ |

Table 83 — Basic IDD/IDDQ/IPP/IDDQL Measurement Conditions (cont'd)

| Parameter/Condition | Symbol |
|--|---|
| Read Burst Current: $t_{CK} = t_{CK}(min)$; all banks activated; continuous read burst across bank groups as defined in Table 86; IOUT = 0mA; Ctotal = 2.5 pF | $I_{ m DD4R}, \ I_{ m DDQ4R}, \ I_{ m PP4R}, \ I_{ m DDQL4R}$ |
| Write Burst Current: $t_{CK} = t_{CK}(min)$; all banks activated; continuous write burst across bank groups as defined in Table 87. | $I_{ m DD4W}, \ I_{ m DDQ4W}, \ I_{ m PP4W}, \ I_{ m DDQL4W}$ |
| All-bank Refresh Burst Current: $t_{CK} = t_{CK}(min)$; t_{RFCab} as defined Table 84; R and C inputs are HIGH between valid commands; DQ, ECC and DBI inputs are LOW | $I_{ m DD5B}, \ I_{ m DDQ5B}, \ I_{ m PP5B}, \ I_{ m DDQL5B}$ |
| Per-bank Refresh Burst Current: $t_{CK} = t_{CK}(min)$; Use tRFCpb and tRREFD as defined in Table 84; R and C inputs are HIGH between valid commands; DQ, ECC and DBI inputs are LOW; The order of bank is sequential from BK0 to BK15 with sequential SID. | $I_{ m DD5P}, \ I_{ m DDQ5P}, \ I_{ m PP5P}, \ I_{ m DDQL5P}$ |
| Self Refresh Current: R0 input is LOW; R[9:1] and C inputs are LOW; DQ, ECC and DBI inputs are LOW | $I_{DD6}, I_{DDQ6},$ I_{PP6}, I_{DDQL6} |
| All-Bank Interleave Read Current: One bank in each of the 4 bank groups activated and precharged at t _{RC} (min) as defined in Table 89; continuous read burst across bank groups; Ctotal=2.5 pF | $I_{DD7}, I_{DDQ7}, I_{PP7}, I_{DDQL7}$ |
| Reset Low Current: RESET_n is LOW; CK_t, CK_c, WDQS_t, WDQS_c are LOW; R and C inputs are LOW; DQ, ECC and DBI inputs are LOW; Note: Reset low current reading is valid once power is stable and RESET_n has been LOW for at least 1ms | $I_{DD8}, I_{DDQ8}, I_{PP8}, I_{DDQL8}$ |

Table 84 — Example of Timings used for IDD Measurement-Loop Pattern

| | <u> Para Para</u> | Value | Unit | | |
|--------------------|-------------------|---------|-----------------|-----|----|
| t_{RC} | | 48 | ns | | |
| t _{RAS} | | | | 33 | ns |
| t_{RP} | | 15 | ns | | |
| t _{RREFD} | | 8 | ns | | |
| t _{RFCpb} | | | | 200 | ns |
| t _{RFCab} | 8 Gb/die | 8-High | 4 Gb / channel | 260 | ns |
| | | 12-High | 6 Gb / channel | 310 | ns |
| | | 16-High | 8 Gb / channel | 350 | ns |
| | 16 Gb/die | 4-High | 4 Gb / channel | 260 | ns |
| | | 8-High | 8 Gb / channel | 350 | ns |
| | | 12-High | 12 Gb / channel | 410 | ns |
| | | 16-High | 16 Gb / channel | 450 | ns |

NOTE 1 DRAM vendors may decide to use different values for t_{RAS} and t_{RP} ; however, nRAS + nRP = nRC must be achieved. nRAS = RU(tRAS/tCK), nRP = RU(tRP/tCK), nRFCpb = RU(tRFCpb/tCK), nRREFD = RU(tRREFD/tCK). If not already an integer, round up to the next integer.

Table 85 — IDD0 Measurement-Loop Pattern

| Table 85 — IDD0 Measurement-Loop Pattern | | | | | | | | | | |
|--|-----------------|--------------------------------------|--------------------------|--------------------|----------------------|--------------------------|--|--|--|--|
| Sub- Loop | Cycle Number | Row Command | Column Command | Bank Address | Row Address | Col. Address | | | | |
| 0 | 0 | ACT – PC0 | CNOP | (BA[3:0]) 00h | (RA[14:0]) 05555h | (CA[4:0]) 0Ah | | | | |
| | 1 | | CNOP | | | 0Ah | | | | |
| | 2 | ACT – PC1 | CNOP | 00h | 05555h | 0Ah | | | | |
| | 3 | | CNOP | | | 0Ah | | | | |
| | 4 | RNOP | CNOP | 00h | 05555h | 0Ah | | | | |
| | | Repeat pattern until | cycle (nRAS) | | | | | | | |
| | nRAS + 1 | PRE – PC0 | CNOP | 00h | 05555h | 0Ah | | | | |
| | nRAS + 2 | RNOP | CNOP | 00h | 05555h | 0Ah | | | | |
| | nRAS + 3 | PRE – PC1 | CNOP | 00h | 05555h | 0Ah | | | | |
| | nRAS + 4 | RNOP | CNOP | 00h | 05555h | 0Ah | | | | |
| | ••• | Repeat pattern until cycle (nRC – 1) | | | | | | | | |
| 1 | nRC | repeat sub-loop 0 pa instead | ttern until cycle (2 × 1 | nRC - 1); use BA | = 05h and RA = | = 02AAAh | | | | |
| 2 | 2 x nRC | | ttern until cycle (3 × 1 | nRC - 1); use BA | = 02h and RA = | = 05555h | | | | |
| 3 | 3 x nRC | repeat sub-loop 0 pa instead | ttern until cycle (4 × 1 | nRC - 1); use BA | = 07h and RA = | = 02AAAh | | | | |
| 4 | 4 x nRC | repeat sub-loop 0 pa instead | ttern until cycle (5 × 1 | nRC - 1); use BA | = 01h and RA = | = 05555h | | | | |
| 5 | 5 x nRC | repeat sub-loop 0 pa instead | ttern until cycle (6 × 1 | nRC - 1); use BA | = 06h and RA = | = 02AAAh | | | | |
| 6 | 6 x nRC | | ttern until cycle (7 × 1 | nRC - 1); use BA | = 03h and RA = | = 05555h | | | | |
| 7 | 7 x nRC | II. | ttern until cycle (8 × 1 | nRC - 1); use BA | = 04h and RA = | = 02AAAh | | | | |
| 8 to 15 | for 16-bank o | levices: repeat sub-loo | ops 0 to 7 pattern; use | BA3 = 1 instead | , maintain SID[1 | :0] = 00 | | | | |
| 16 to 31 | for 8-High,12 | 2-High and 16-High de | evices: repeat sub-loo | ps 0,1 and 2 patte | ern; use SID[1:0] | = 01 instead | | | | |
| 32 to 47 | for 12-High a | and 16-High devices: 1 | repeat sub-loops 0,1 a | nd 2 pattern; use | SID[1:0] = 10 in | nstead | | | | |
| 48 to 63 | for 16-High | devices: repeat sub-loc | ops 0,1 and 2 pattern; | use SID[1:0] = 1 | 1 instead | | | | | |

Table 86 — IDD4R Measurement-Loop Pattern

| Sub- | Cycle | Row | Column | Row Bank | Col. | Row | Col. | Data |
|------------|--------|---------------|--|------------------|----------------------|-------------------|----------------------|------------|
| Loop | Number | Command | Command | Address | Bank | Address | Address | Pattern |
| | | | | (BA[3:0]) | Address (BA[3:0]) | (RA[14:0]) | (CA[4:0]) | (1 Byte) |
| 0 | 0 | RNOP | READ – PC0 | 02h | 00h | 05555h | 0Ah | Pattern A |
| | 1 | RNOP | READ – PC1 | 02h | 00h | 05555h | 0Ah | Pattern A |
| | 2 | RNOP | READ – PC0 | 02h | 04h | 05555h | 15h | Pattern B |
| | 3 | RNOP | READ – PC1 | 02h | 04h | 05555h | 15h | Pattern B |
| | 4 | RNOP | READ – PC0 | 02h | 08h | 05555h | 1Ah | Pattern A |
| | 5 | RNOP | READ – PC1 | 02h | 08h | 05555h | 1Ah | Pattern A |
| | 6 | RNOP | READ – PC0 | 02h | 0Ch | 05555h | 05h | Pattern B |
| - | 7 | RNOP | READ – PC1 | 02h | 0Ch | 05555h | 05h | Pattern B |
| | 8 | RNOP | READ – PC0 | 06h | 04h | 02AAAh | 0Ah | Pattern A |
| | 9 | RNOP | READ – PC1 | 06h | 04h | 02AAAh | 0Ah | Pattern A |
| | 10 | RNOP | READ – PC0 | 06h | 08h | 02AAAh | 15h | Pattern B |
| | 11 | RNOP | READ – PC1 | 06h | 08h | 02AAAh | 15h | Pattern B |
| | 12 | RNOP | READ – PC0 | 06h | 0Ch | 02AAAh | 1Ah | Pattern A |
| | 13 | RNOP | READ – PC1 | 06h | 0Ch | 02AAAh | 1Ah | Pattern A |
| | 14 | RNOP | READ – PC0 | 06h | 00h | 02AAAh | 05h | Pattern B |
| | 15 | RNOP | READ – PC1 | 06h | 00h | 02AAAh | 05h | Pattern B |
| | 16 | RNOP | READ – PC0 | 0Ah | 08h | 05555h | 0Ah | Pattern A |
| | 17 | RNOP | READ – PC1 | 0Ah | 08h | 05555h | 0Ah | Pattern A |
| | 18 | RNOP | READ – PC0 | 0Ah | 0Ch | 05555h | 15h | Pattern B |
| | 19 | RNOP | READ – PC1 | 0Ah | 0Ch | 05555h | 15h | Pattern B |
| | 20 | RNOP | READ – PC0 | 0Ah | 00h | 05555h | 1Ah | Pattern A |
| | 21 | RNOP | READ – PC1 | 0Ah | 00h | 05555h | 1Ah | Pattern A |
| | 22 | RNOP | READ – PC0 | 0Ah | 04h | 05555h | 05h | Pattern B |
| | 23 | RNOP | READ – PC1 | 0Ah | 04h | 05555h | 05h | Pattern B |
| | 24 | RNOP | READ – PC0 | 0Eh | 0Ch | 02AAAh | 0Ah | Pattern A |
| | 25 | RNOP | READ – PC1 | 0Eh | 0Ch | 02AAAh | 0Ah | Pattern A |
| | 26 | RNOP | READ – PC0 | 0Eh | 00h | 02AAAh | 15h | Pattern B |
| | 27 | RNOP | READ – PC1 | 0Eh | 00h | 02AAAh | 15h | Pattern B |
| | 28 | RNOP | READ – PC0 | 0Eh | 04h | 02AAAh | 1Ah | Pattern A |
| | 29 | RNOP | READ – PC1 | 0Eh | 04h | 02AAAh | 1Ah | Pattern A |
| | 30 | RNOP | READ – PC0 | 0Eh | 08h | 02AAAh | 05h | Pattern B |
| | 31 | RNOP | READ – PC1 | 0Eh | 08h | 02AAAh | 05h | Pattern B |
| 1 | | | p 0 pattern; use R | | | | | |
| 2 | | | p 0 and 1 pattern; 2-cycle before S | | | 1 instead, mainta | ain SID[1:0]=00 |) |
| 3 | | | -High and 16-Hig | | | ,1 and 2 pattern; | use SID[1:0] = | 01 instead |
| 4 | | for 12-High a | nd 16-High device | es: repeat sub-l | loops 0,1 and 2 | pattern; use SII | D[1:0] = 10 instead | |
| 5 ote 1 | | | evices: repeat sub o BL7): 00h, 3Ch | | | | ıstead | |

Note 2 Pattern B for a Byte (BL0 to BL7): F0h, A5h, 96h, 0Fh, C3h, 55h, CCh, 5Ah

Note 3 Vendors may provide IDD4/7 values based on worse toggle patterns reflecting internal bus architecture

Table 87 — IDD4W Measurement-Loop Pattern

| Sub- | Cycle | Row | Column | Row Bank | Col. | Row | Col. | Data |
|------|--------|----------------|---|-----------------|------------------|------------------|-----------|-----------|
| Loop | Number | Command | Command | Address | Bank | Address | Address | Pattern |
| | | | | (BA[3:0]) | Address | (RA[14:0]) | (CA[4:0]) | (1 Byte) |
| 0 | 0 | RNOP | WRITE – PC0 | 02h | (BA[3:0]) 00h | 05555h | 0Ah | Pattern A |
| U | | | | | | | | |
| | 1 | RNOP | WRITE - PC1 | 02h | 00h | 05555h | 0Ah | Pattern A |
| | 2 | RNOP | WRITE – PC0 | 02h | 04h | 05555h | 15h | Pattern B |
| | 3 | RNOP | WRITE – PC1 | 02h | 04h | 05555h | 15h | Pattern B |
| | 4 | RNOP | WRITE – PC0 | 02h | 08h | 05555h | 1Ah | Pattern A |
| | 5 | RNOP | WRITE – PC1 | 02h | 08h | 05555h | 1Ah | Pattern A |
| | 6 | RNOP | WRITE – PC0 | 02h | 0Ch | 05555h | 05h | Pattern B |
| | 7 | RNOP | WRITE – PC1 | 02h | 0Ch | 05555h | 05h | Pattern B |
| | 8 | RNOP | WRITE – PC0 | 06h | 04h | 02AAAh | 0Ah | Pattern A |
| | 9 | RNOP | WRITE – PC1 | 06h | 04h | 02AAAh | 0Ah | Pattern A |
| | 10 | RNOP | WRITE – PC0 | 06h | 08h | 02AAAh | 15h | Pattern B |
| | 11 | RNOP | WRITE – PC1 | 06h | 08h | 02AAAh | 15h | Pattern B |
| | 12 | RNOP | WRITE – PC0 | 06h | 0Ch | 02AAAh | 1Ah | Pattern A |
| | 13 | RNOP | WRITE – PC1 | 06h | 0Ch | 02AAAh | 1Ah | Pattern A |
| | 14 | RNOP | WRITE – PC0 | 06h | 00h | 02AAAh | 05h | Pattern B |
| | 15 | RNOP | WRITE – PC1 | 06h | 00h | 02AAAh | 05h | Pattern B |
| | 16 | RNOP | WRITE – PC0 | 0Ah | 08h | 05555h | 0Ah | Pattern A |
| | 17 | RNOP | WRITE – PC1 | 0Ah | 08h | 05555h | 0Ah | Pattern A |
| | 18 | RNOP | WRITE – PC0 | 0Ah | 0Ch | 05555h | 15h | Pattern B |
| | 19 | RNOP | WRITE – PC1 | 0Ah | 0Ch | 05555h | 15h | Pattern B |
| | 20 | RNOP | WRITE – PC0 | 0Ah | 00h | 05555h | 1Ah | Pattern A |
| | 21 | RNOP | WRITE – PC1 | 0Ah | 00h | 05555h | 1Ah | Pattern A |
| | 22 | RNOP | WRITE – PC0 | 0Ah | 04h | 05555h | 05h | Pattern B |
| | 23 | RNOP | WRITE – PC1 | 0Ah | 04h | 05555h | 05h | Pattern B |
| | 24 | RNOP | WRITE – PC0 | 0Eh | 0Ch | 02AAAh | 0Ah | Pattern A |
| | 25 | RNOP | WRITE – PC1 | 0Eh | 0Ch | 02AAAh | 0Ah | Pattern A |
| | 26 | RNOP | WRITE – PC0 | 0Eh | 00h | 02AAAh | 15h | Pattern B |
| | 27 | RNOP | WRITE – PC1 | 0Eh | 00h | 02AAAh | 15h | Pattern B |
| | 28 | RNOP | WRITE – PC0 | 0Eh | 04h | 02AAAh | 1Ah | Pattern A |
| | 29 | RNOP | WRITE – PC1 | 0Eh | 04h | 02AAAh | 1Ah | Pattern A |
| | 30 | RNOP | WRITE – PC0 | 0Eh | 08h | 02AAAh | 05h | Pattern B |
| | 31 | RNOP | WRITE – PC1 | 0Eh | 08h | 02AAAh | 05h | Pattern B |
| 1 | | repeat sub-loo | p 0 pattern; use RI | BA0 = 1 and C | BA0 = 1 instea | d, maintain SID[| [1:0]=00 | |
| 2 | | | p 0 and 1 pattern; | | | | | |
| 3 | | | High and 16-High | | | | | |
| 5 | | | nd 16-High devices evices: repeat sub- | | | | | <u>a</u> |

Note 2 Pattern B for a Byte (BL0 to BL7): F0h, A5h, 96h, 0Fh, C3h, 55h, CCh, 5Ah

Note 3 Vendors may provide IDD4/7 values based on worse toggle patterns reflecting internal bus architecture

Table 88 — IDD5P Measurement-Loop Pattern

| Sub- | Cycle | Row Command | Column Command | Row Bank Address | | | | | | |
|--------|-----------------|---|---------------------------------|----------------------------------|--|--|--|--|--|--|
| Loop | Number | | | (SID[1:0], BA[3:0]) | | | | | | |
| 0 | 0 | PER-BANK REFRESH – PC0 | CNOP | 00h, 00h | | | | | | |
| | 1 | RNOP | CNOP | N/A | | | | | | |
| | 2 | PER-BANK REFRESH – PC1 | CNOP | 00h, 00h | | | | | | |
| | 3 | RNOP CNOP N/A | | | | | | | | |
| | | repeat RNOP until cycle (nRREFD-1) | | | | | | | | |
| 1 | nRREFD | repeat sub-loop 0 pattern until cyc | ele (2 x nRREFD-1); use B. | A=05h instead | | | | | | |
| 2 | 2 x nRREFD | repeat sub-loop 0 pattern until cycle (3 x nRREFD-1); use BA=02h instead | | | | | | | | |
| 3 | 3 x nRREFD | repeat sub-loop 0 pattern until cycle (4 x nRREFD-1); use BA=07h instead | | | | | | | | |
| 4 | 4 x nRREFD | repeat sub-loop 0 pattern until cyc | ele (5 x nRREFD-1); use B. | A=01h instead | | | | | | |
| 5 | 5 x nRREFD | repeat sub-loop 0 pattern until cyc | ele (6 x nRREFD-1); use B. | A=06h instead | | | | | | |
| 6 | 6 x nRREFD | repeat sub-loop 0 pattern until cyc | ele (7 x nRREFD-1); use B. | A=03h instead | | | | | | |
| 7 | 7 x nRREFD | repeat sub-loop 0 pattern until cyc | le (8 x nRREFD-1); use B. | A=04h instead | | | | | | |
| | repeat sub-loop | os 0 to 7 pattern; use BA3=1 instead | | | | | | | | |
| | for 4-High dev | 4-High devices: wait for (nRFCpb - 15 x nRREFD) all other devices: repeat sub-loops 0 to 15 pattern; use SID[1:0] = 01h instead | | | | | | | | |
| | | | | | | | | | | |
| | | d 16-High devices: repeat sub-loops | | | | | | | | |
| | for 16-High de | vices: repeat sub-loops 0 to 15 patte | ern; use $SID[1:0] = 03h$ ins | tead | | | | | | |
| Note 1 | nRFCpb = RU(tl | RFCpb/tCK), nRREFD = RU(tRREFD/ | tCK). If not already an integer | r, round up to the next integer. | | | | | | |

Table 89 — IDD7 Measurement-Loop Pattern

| Sub- Loop | Cycle Number | Row Command | Column Command | Row Bank Address (BA[3:0]) | Col. Bank Address (BA[3:0]) | Row Address (RA[14:0]) | Col. Address (CA[4:0]) | Data Pattern (1 Byte) | |
|----------------------------|-----------------|---|--|----------------------------------|-----------------------------------|------------------------------|------------------------------|-----------------------------|--|
| 0 | 0 | ACT – PC0 | READ – PC0 | 02h | 00h | 05555h | 0Ah | Pattern A | |
| | 1 | ACI – PCU | READ – PC1 | UZII | 00h | 05555h | 0Ah | Pattern A | |
| | 2 | ACT DC1 | READ – PC0 | 021- | 04h | 055551- | 15h | Pattern B | |
| | 3 | ACT – PC1 | READ – PC1 | 02h | 04h | 05555h | 15h | Pattern B | |
| | 4 | RNOP | READ – PC0 | 02h | 08h | 05555h | 1Ah | Pattern A | |
| | 5 | RNOP | READ – PC1 | 02h | 08h | 05555h | 1Ah | Pattern A | |
| | 6 | RNOP | READ – PC0 | 02h | 0Ch | 05555h | 05h | Pattern B | |
| | 7 | RNOP | READ – PC1 | 02h | 0Ch | 05555h | 05h | Pattern B | |
| | 8 | ACT DC0 | READ – PC0 | 0.01 | 04h | 024441 | 0Ah | Pattern A | |
| | 9 | ACT – PC0 | READ – PC1 | 06h | 04h | 02AAAh | 0Ah | Pattern A | |
| | 10 | A CIT. DC1 | READ – PC0 | 0.01 | 08h | 024441 | 15h | Pattern B | |
| | 11 | ACT – PC1 | READ – PC1 | 06h | 08h | 02AAAh | 15h | Pattern B | |
| | 12 | RNOP | READ – PC0 | 06h | 0Ch | 02AAAh | 1Ah | Pattern A | |
| | 13 | RNOP | READ – PC1 | 06h | 0Ch | 02AAAh | 1Ah | Pattern A | |
| | 14 | RNOP | READ – PC0 | 06h | 00h | 02AAAh | 05h | Pattern B | |
| | 15 | RNOP | READ – PC1 | 06h | 00h | 02AAAh | 05h | Pattern B | |
| | 16 | | READ – PC0 | 0.11 | 08h | 0 | 0Ah | Pattern A | |
| | 17 | ACT – PC0 | READ – PC1 | - 0Ah | 08h | 05555h | 0Ah | Pattern A | |
| | 18 | | READ – PC0 | 211 | 0Ch | 05555h | 15h | Pattern B | |
| | 19 | ACT – PC1 | READ – PC1 | 0Ah | 0Ch | | 15h | Pattern B | |
| | 20 | RNOP | READ – PC0 | 0Ah | 00h | 05555h | 1Ah | Pattern A | |
| | 21 | RNOP | READ – PC1 | 0Ah | 00h | 05555h | 1Ah | Pattern A | |
| | 22 | RNOP | READ – PC0 | 0Ah | 04h | 05555h | 05h | Pattern B | |
| | 23 | RNOP | READ – PC1 | 0Ah | 04h | 05555h | 05h | Pattern B | |
| | 24 | A CIT. D.CO | READA – PC0 | OF! | 0Ch | 024441 | 0Ah | Pattern A | |
| | 25 | ACT – PC0 | READA – PC1 | 0Eh | 0Ch | 02AAAh | 0Ah | Pattern A | |
| | 26 | A CIT. DC1 | READA – PC0 | OF! | 00h | 024441 | 15h | Pattern B | |
| | 27 | ACT – PC1 | READA – PC1 | 0Eh | 00h | 02AAAh | 15h | Pattern B | |
| | 28 | RNOP | READA – PC0 | 0Eh | 04h | 02AAAh | 1Ah | Pattern A | |
| | 29 | RNOP | READA – PC1 | 0Eh | 04h | 02AAAh | 1Ah | Pattern A | |
| | 30 | RNOP | READA – PC0 | 0Eh | 08h | 02AAAh | 05h | Pattern B | |
| | 31 | RNOP | READA – PC1 | 0Eh | 08h | 02AAAh | 05h | Pattern B | |
| 1 | | repeat sub-loop | o 0 pattern; use RBA | 0 = 1 and CBA(|) = 1 instead, main | tain SID[1:0]= | 00 | | |
| 2 | | RNOP, CNOP | p 0 and 1 pattern; use 2-cycle before SID c | hange to meet t | CCDR | | | | |
| 3 | | for 8-High,12-High and 16-High devices: repeat sub-loops 0,1 and 2 pattern; use SID[1:0] = 01 instead | | | | | | stead | |
| 4 | | for 12-High an | d 16-High devices: re | epeat sub-loops | 0,1 and 2 pattern; | use SID[1:0] = | 10 instead | | |
| 5 | | for 16-High de | for 16-High devices: repeat sub-loops 0,1 and 2 pattern; use SID[1:0] = 11 instead | | | | | | |
| Note 1 Note 2 Note 3 | Pattern B fo | or a Byte (BL0 to | o BL7) : 00h, 3Ch, F(o BL7) : F0h, A5h, 96 /7 values based on w | 6h, 0Fh, C3h, 5 | 5h, CCh, 5Ah | rnal bus archite | ecture | | |

9.2 IDD and IPP Specifications

IDD and IPP values are valid for the full operating range of voltage and temperature unless otherwise noted.

Table 90 — IDD and IPP Specification Example

| Symbol | Spee | d Bin | Unit | Notes |
|--------|-----------|------------|------|-------|
| | IDD (Max) | IPP (Max) | | |
| IDD0 | | | mA | |
| IDD2P | | | mA | |
| IDD2P0 | | | mA | |
| IDD2N | | | mA | |
| IDD3P | | | mA | |
| IDD3P0 | | | mA | |
| IDD3N | | | mA | |
| IDD4R | | | mA | |
| IDD4W | | | mA | |
| IDD5B | | | mA | |
| IDD5P | | | mA | |
| IDD6x | See Sepa | rate Table | mA | |
| IDD7 | | | mA | |
| IDD8 | | | mA | |

9.3 IDD6 Specification

Table 91 — IDD6 Specification

| Symbol | Temperature Range | Value | Unit | Notes |
|------------------|---------------------------------------|-------|------|---------------|
| IDD6N | 0°C - T _N | | mA | 2, 3, 7 |
| IDD6E (Optional) | 0°C - T _E | | mA | 1, 3, 4, 7 |
| IDD6R (Optional) | 0°C - T _R | | mA | 3, 5, 7 |
| IDD6A (Optional) | 0°C - T _a | | mA | 3, 5, 5, 6 |
| | T_b - T_y (optional) | | mA | 3, 5, 5, 6 |
| | T _z - T _{OPERmax} | | mA | 3, 5, 5, 6, 8 |

- NOTE 1 Max. values for IDD currents considering worst case conditions of process, temperature and voltage.
- NOTE 2 Applicable for MR0 settings OP2=0.
- NOTE 3 Supplier data sheets include a max value.
- NOTE 4 IDD6E is only specified for devices which support the Extended Temperature Range feature.
- NOTE 5 IDD6A is only specified for devices which support the Temperature Controlled Self Refresh feature enabled by MR0 with OP2=1.
- NOTE 6 The number of discrete temperature ranges supported and the associated T_a T_z, and T_{OPERmax} values are supplier/design specific. Temperature ranges are intended to denote the nominal trip points for the internal temperature sensor to bracket discrete self refresh rates internal to the DRAM. Refer to supplier datasheet for more information.
- NOTE 7 T_R represents the temperature used to reflect the current consumed in a typical room temperature environment.
- NOTE 8 T_{OPERmax} represents the max temperature supported by the DRAM when TCSR is enabled.

10 AC Timings

Table 92 — Timings Parameters (Part 1)

| Parameter | Symbol | | Tuble > | | ings i ar | Speed | | | | | | Unit | Notes |
|---|---------------------------------|--------|---------|-----------|-----------|------------|---------|-------|---------|-------|---------|---------------------|--------------|
| | | 4.8 Gt | ps/pin | 5.2 G | bps/pin | | bps/pin | 6.0 G | bps/pin | 6.4 G | bps/pin | _ | |
| | | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | | |
| | | | | C | K Timing | S | | | | | | | |
| CK clock frequency | f_{CK} | 50 | 1200 | 50 | 1300 | 50 | 1400 | 50 | 1500 | 50 | 1600 | MHz | |
| CK clock period | t_{CK} | 0.833 | 20 | 0.769 | 20 | 0.714 | 20 | 0.667 | 20 | 0.625 | 20 | ns | 4 |
| Absolute CK clock differential HIGH-level width | t _{CH} | 0.45 | 0.55 | 0.45 | 0.55 | 0.45 | 0.55 | 0.45 | 0.55 | 0.45 | 0.55 | $t_{\rm CK}$ | 40 |
| Absolute CK clock differential LOW-level width | t_{CL} | 0.45 | 0.55 | 0.45 | 0.55 | 0.45 | 0.55 | 0.45 | 0.55 | 0.45 | 0.55 | t _{CK} | 40 |
| | | | Con | nmand and | Address l | nput Timin | gs | | | | | | |
| Command and address input setup time based on VIH/VIL | t _{IS} | 92 | | 85 | | 79 | | 73 | | 69 | | ps | 5 |
| Command and address input hold time based on VIH/VIL | t_{IH} | 92 | | 85 | | 79 | | 73 | | 69 | | ps | 5 |
| Command and address single pulse width | t_{CIPW} | 292 | | 269 | | 250 | | 233 | | 219 | | ps | 27 |
| | | | | Data | Input Tim | ings | | | | | | | |
| WDQS clock period | $t_{ m WDQS}$ | 0.416 | 10 | 0.385 | 10 | 0.357 | 10 | 0.333 | 10 | 0.312 | 10 | ns | 41 |
| Average WDQS differential input HIGH pulse width | $t_{WQSH(avg)}$ | 0.47 | 0.53 | 0.47 | 0.53 | 0.47 | 0.53 | 0.47 | 0.53 | 0.47 | 0.53 | $t_{ m WDQS}$ | 42 |
| Average WDQS differential input LOW pulse width | $t_{\mathrm{WQSL(avg)}}$ | 0.47 | 0.53 | 0.47 | 0.53 | 0.47 | 0.53 | 0.47 | 0.53 | 0.47 | 0.53 | t_{WDQS} | 42 |
| Absolute WDQS differential input HIGH pulse width | $t_{WQSH(abs)}$ | 0.45 | 0.55 | 0.45 | 0.55 | 0.45 | 0.55 | 0.45 | 0.55 | 0.45 | 0.55 | t_{WDQS} | 43 |
| Absolute WDQS differential input LOW pulse width | $t_{WQSL(abs)}$ | 0.45 | 0.55 | 0.45 | 0.55 | 0.45 | 0.55 | 0.45 | 0.55 | 0.45 | 0.55 | t_{WDQS} | 43 |
| Rx single pulse width | $t_{ m DIPW}$ | 0.55 | | 0.55 | | 0.55 | | 0.55 | | 0.55 | | UI | 27 |
| Rx Timing Window with PSIJ | $t_{ m DIVW}$ | 0.30 | | 0.30 | | 0.30 | | 0.30 | | 0.30 | | UI | |
| WDQS to write data offset | t _{WDQS2DQ_I} | 300 | 900 | 300 | 900 | 300 | 900 | 300 | 900 | 300 | 900 | ps | 33,34, 45 |
| WDQS to write data offset voltage variation for write | t _{WDQS2DQ_I} _VOLT | | 0.8 | | 0.8 | _ | 0.8 | _ | 0.8 | | 0.8 | ps/ mV | 34,46 |
| WDQS to write data offset temperature variation for write | t _{WDQS2DQ_I} _TEMP | | 0.4 | _ | 0.4 | | 0.4 | | 0.4 | | 0.4 | ps/C | 34,46, 47 |

Table 92 — Timings Parameters (Part 1) (cont'd)

| | 1 | 140 | 10 72 | i iiiiiiigs i | ai ainett | | | u) | | | | | |
|---|---------------------------------|--|--------|--|----------------------------|---|--|--|--------|--|--------|---------------------|--------------|
| Parameter | Symbol | | | | | Speed | l Bin² | | | | | Unit | Notes |
| | | 4.8 Gb | ps/pin | 5.2 Gł | ps/pin | 5.6 Gb | ps/pin | 6.0 Gb | ps/pin | 6.4 Gb | ps/pin | | |
| | | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | | |
| | | | | Data Inpu | t Timings (| cont'd) | | | | | | | |
| DQ to DQ skew (intra-byte) for write | t _{DQ2DQtra_I} | | 10 | | 10 | | 10 | | 10 | | 10 | ps | |
| DQ to DQ skew (inter-byte) for write | t _{DQ2DQter_I} | | 30 | | 30 | | 30 | | 30 | | 30 | ps | |
| | | | | Data O | utput Tim | ings | | | | | | | |
| RDQS differential output HIGH | t _{QSH} | t _{WQSH(abs)} - 0.08 | | t _{WQSH(abs)} - 0.08 | | t _{WQSH(abs)} - 0.08 | | t _{WQSH(abs)} - 0.08 | | t _{WQSH(abs)} - 0.08 | | t _{WDQS} | 6,38 |
| RDQS differential output LOW | t _{QSL} | t _{WQSL(abs)} - 0.08 | | t _{WQSL(abs)} - 0.08 | | t _{WQSL(abs)} - 0.08 | | t _{WQSL(abs)} - 0.08 | | t _{WQSL(abs)} - 0.08 | | t_{WDQS} | 6,39 |
| DQ output hold time from DQS | t _{QH} | Min(t _{QSH} , t _{QSL}) | | Min(t _{QSH} , t _{QSL}) | | Min(t _{QSH} , t _{QSL}) | | Min(t _{QSH} , t _{QSL}) | | Min(t _{QSH} , t _{QSL}) | | t_{WDQS} | 6 |
| DQ output window per pin | t_{QW} | $\begin{array}{c} Min(t_{QSH} \\ , t_{QSL}) - \\ 0.07 \end{array}$ | | $\begin{array}{c} Min(t_{QSH} \\ , t_{QSL}) - \\ 0.07 \end{array}$ | 0 | $\begin{array}{c} Min(t_{QSH}) \\ , t_{QSL}) - \\ 0.07 \end{array}$ | | $\begin{array}{c} Min(t_{QSH} \\ , t_{QSL}) - \\ 0.07 \end{array}$ | | $\begin{array}{c} Min(t_{QSH} \\ , t_{QSL}) - \\ 0.07 \end{array}$ | | UI | 6 |
| RDQS to DQ skew in Byte T4 | $t_{ m DQSQtra}$ | | 20 | | 20 | | 20 | | 20 | | 20 | ps | 6 |
| DQ to DQ skew (intra-byte) for read | t _{DQ2DQtra_O} | | 10 | | 10 | | 10 | | 10 | | 10 | ps | 6 |
| DQ to DQ skew (inter-byte) for read | t _{DQ2DQter_O} | | 30 | | 30 | | 30 | | 30 | | 30 | ps | 6 |
| WDQS to read data and RDQS offset | $t_{\mathrm{WDQS2DQ_O}}$ | 0.6 | 2.5 | 0.6 | 2.5 | 0.6 | 2.5 | 0.6 | 2.5 | 0.6 | 2.5 | ns | 6,33,3 5 |
| WDQS to read data offset voltage variation for read | t _{WDQS2DQ_O} _VOLT | | 2.5 | | 2.5 | | 2.5 | | 2.5 | | 2.5 | ps/ mV | 35,46 |
| WDQS to read data offset temperature variation for read | t _{WDQS2DQ_O} _TEMP | | 1.0 | | 1.0 | | 1.0 | | 1.0 | | 1.0 | ps/C | 35,46, 47 |
| DQ, DBI high impedance to low impedance time from WDQS | t_{LZ} | | | | Min Max: t _v | t _{WDQS2DQ_O} | $(ax) + t_{DQS}$ | _{Qtra} (max) | | | | ns | 6 |
| DQ, DBI low impedance to high impedance time from WDQS | $t_{\rm HZ}$ | | | | Max: t | Min: t _{WDQS} | $\frac{1}{1}$ $\frac{1}$ |) _{Qtra} (max) | | | | ns | 6 |

10 AC Timings (cont'd)

Table 93 — Timings Parameters (Part 2)

| Parameter ^{1,3} — 1 imings | Symbol | Values | | Unit | Notes |
|--|-----------------------|--|-----------------------|------|--------|
| | ~ J ~ · | MIN | MAX | | 2,000 |
| Row Acce | ss Timings | 11221 | | | |
| ACTIVATE to ACTIVATE command period | t _{RC} | | _ | ns | |
| ACTIVATE to PRECHARGE command period | t _{RAS} | | 9 x t _{refi} | ns | 7 |
| ACTIVATE to READ command delay | t _{RCDRD} | | - A TREFI | ns | , |
| ACTIVATE to WRITE command delay | | | _ | ns | |
| ACTIVATE to WRITE command delay ACTIVATE to ACTIVATE or PER BANK REFRESH bank | t _{RCDWR} | | - | | 8 |
| B command delay same bank group | t_{RRDL} | | - | ns | 0 |
| ACTIVATE to ACTIVATE or PER BANK REFRESH bank B command delay different bank group | t _{RRDS} | | - | ns | 9 |
| Four bank activate window | t_{FAW} | | - | ns | 10 |
| READ to PRECHARGE command delay same bank | t _{RTP} | | - | nCK | 11, 32 |
| PRECHARGE command period | t _{RP} | | - | ns | |
| WRITE recovery time | t_{WR} | | - | ns | 32 |
| Auto precharge write recovery + precharge time | t _{DAL} | - | - | nCK | 12 |
| PRECHARGE to PRECHARGE delay same pseudo channel | t _{PPD} | 2 | | nCK | |
| Rolling Accumulated ACTIVATE count | RAA | | | - | |
| Column Ac | cess Timings | | | | |
| RD/WR bank A to RD/WR bank B command delay same bank group | t _{CCDL} | Max (4, 2.5 ns/t _{CK}) | - | nCK | 13, 14 |
| RD/WR bank A to RD/WR bank B command delay different bank group | t _{CCDS} | 2 | - | nCK | 15, 16 |
| RD SID A to RD SID B command delay | t _{CCDR} | | - | nCK | 17 |
| Internal WRITE to READ command delay same bank group | t _{WTRL} | | - | nCK | 13 |
| Internal WRITE to READ command delay different bank group | t _{WTRS} | | - | nCK | 15 |
| READ to WRITE command delay | t _{RTW} | | - | ns | 18 |
| Power-Dov | wn Timings | | | | |
| POWER-DOWN ENTRY to EXIT time | t _{PD} | $t_{CPDED} + 6 \times t_{CK}$ | 9 x t _{refi} | ns | |
| POWER-DOWN EXIT time | t _{XP} | MAX(10 x t _{CK} , 7.5) | - | ns | |
| Valid CK clocks required after POWER-DOWN ENTRY | t _{CKPDE} | RU(t _{CPDED} / t _{CK}) + 1 | | nCK | |
| Valid CK clocks required before POWER-DOWN EXIT | t_{CKPDX} | 5 | | nCK | |
| Command path disable delay | t _{CPDED} | MAX(5 x t _{CK} , 7.5) | - | ns | |
| ACTIVATE to POWER-DOWN ENTRY command delay | t _{ACTPDE} | 1 | - | nCK | 19 |
| PRECHARGE(rising CK edge) to POWER-DOWN ENTRY command delay | t _{PRPDER} | 1 | - | nCK | |
| PRECHARGE(falling CK edge) to POWER-DOWN ENTRY command delay | t _{PRPDEF} | 1.5 | - | nCK | |
| REFRESH to POWER-DOWN ENTRY command delay | t _{REFPDE} | 1 | - | nCK | 19 |
| PER BANK REFRESH to POWER-DOWN ENTRY command delay | t _{REFPBPDE} | 1 | - | nCK | 19 |

Table 93 — Timings Parameters (Part 2) (cont'd)

| | | | — 1 imings Par | | Part 2) (cont'd) | | WT. 4. | 37 |
|---|-----------------|---------------|-----------------|---------------------|---------------------------------------|-----|----------|-------|
| | Paramo | eter', | | Symbol | Values MIN | MAX | Unit | Notes |
| | | | Power-Down T | imings (con | | WAA | | |
| MODE REGISTE | R SET to PO | WER-DOW | | | t _{MOD} (min) | | nCK | |
| command delay | AC DET IO FO | *** EK-DO W | IN EINIKI | t_{MRSPDE} | (MOD(IIIII) | - | IICK | |
| READ or READ | w/ AP to POW | VER-DOWN | ENTRY | t_{RDPDE} | RL + PL + 2 + | - | nCK | |
| command delay | | | | | $RU(t_{DQSS}(max) + t_{WDQS2DQ_O}$ | | | |
| | | | | | $(\max) / t_{CK}$ | | | |
| WRITE to POWE | R-DOWN EN | TRY comm | nand delay | t _{WRPDE} | WL + PL + 3 | - | nCK | 20 |
| | | | • | WIGDE | $+ RU(t_{WR} / t_{CK})$ | | | |
| WRITE w/ AP to | POWER-DOV | WN ENTRY | command delay | t_{WRAPDE} | WL + PL + 3 + WR | - | nCK | 21 |
| | | | Self Refres | sh Timings | , , , , , , , , , , , , , , , , , , , | | | |
| SELF REFRESH | ENTRY to EX | XIT time | | t_{CKSR} | $t_{CPDED} + 6 \times t_{CK}$ | - | ns | |
| Valid CK clocks r | required offer | CELE DEED | ECH ENTDV | + | DII(t /t) | | nCK | |
| valid CK clocks r | equired after s | OLLF KEFK | LOU ENIKI | $t_{\rm CKSRE}$ | $RU(t_{CPDED} / t_{CK}) + 1$ | | IICK | |
| Valid CK clocks r POWER-DOWN | | e SELF REF | RESH or | t_{CKSRX} | 5 | | nCK | |
| READ or READ | | F REFRESH | I ENTRY | t _{RDSRE} | RL + PL + 3 | - | nCK | |
| command delay | | | | | | | | |
| Exit self refresh co | ommand delay | y | | t_{XS} | $MAX(10 x t_{CK}, t_{RFC}(min) + 10)$ | - | ns | |
| Exit self refresh to | MODE REG | SISTER SET | command delay | $t_{ m XSMRS}$ | $MAX(10 \text{ x } t_{CK},$ | - | ns | |
| F ' 10 0 1 1 | MODEREC | HOTED OFT | 111 | | 15) | | | |
| Exit self refresh to after frequency ch | | ISTER SET | command delay | t _{XSMRSF} | | - | ns | |
| , | Ţ, | | Refresh | Timings | | | | |
| Minimum time in | self refresh fo | or per-bank I | RAA count to be | t _{RAASRF} | | - | ns | 29 |
| reset to 0 | 8 Gb/die | 4-High | 2 Gb / channel | $t_{ m RFCab}$ | TBD | | ns | 22 |
| command period | o dorate | 8-High | 4 Gb / channel | KFCab | 260 | | - 113 | 22 |
| | | 12-High | 6 Gb / channel | | 310 | | <u> </u> | |
| | | _ | | | | | 1 | |
| | 16 61 /1 | 16-High | 8 Gb / channel | | 350 | - | _ | |
| | 16 Gb/die | 4-High | 4 Gb / channel | | 260 | - | | |
| | | 8-High | 8 Gb / channel | | 350 | - | | |
| | | 12-High | 12 Gb / channel | | 410 | - | | |
| | | 16-High | 16 Gb / channel | | 450 | - | | |
| | 24 Gb/die | 4-High | 6 Gb / channel | | TBD | | | |
| | | 8-High | 12 Gb / channel | | TBD | - | | |
| | | 12-High | 18 Gb / channel | | TBD | - | 1 | |
| | | 16-High | 24 Gb / channel | | TBD | - | 1 | |
| | 32 Gb/die | 4-High | 8 Gb / channel | | TBD | | 1 | |
| | | 8-High | 16 Gb / channel | | TBD | - | 1 | |
| | | 12-High | 24 Gb / channel | | TBD | | 1 | |
| | | 16-High | 32 Gb / channel | | TBD | - | 1 | |
| | | - | | | | | <u> </u> | |

Table 93 — Timings Parameters (Part 2) (cont'd)


| Parameter ^{1,3} | — Timings Par | | | | TT *4 | NT 4 |
|--|--------------------|------------------------|--|---------------------------|------------|--------|
| Parameter ** | | Symbol | Values MIN | MAX | Unit | Not es |
| | Refresh Tim | ings (cont'd | | WAA | | CS |
| PER BANK REFRESH command period | 8 Gb / die | t _{RFCpb} | TBD | _ | ns | 28 |
| (same bank) | 16 Gb / die | чкгсрв | 200 | _ | | |
| | 24 Gb / die | | TBD | _ | | |
| | 32 Gb / die | | TBD | | | |
| PER BANK REFRESH command period (| | t _{RREFD} | MAX(3 x t _{CK} , 8) | | ns | |
| and PER BANK REFRESH to ACTIVATE command delay | | RREFD | WILLY(3 X tCK, 6) | | 113 | |
| Average periodic refresh interval for REFR | RESH command | t _{REFI} | - | 3.9 | μs | 23 |
| Average periodic refresh interval for | 4-High | t _{REFIpb} | - | t _{REFI} / 16 | μs | 22, |
| PER BANK REFRESH command | 8-High | | - | t _{REFI} / 32 | μs | 24 |
| | 12-High | | - | t _{REFI} / 48 | μs | |
| | 16-High | | - | t _{REFI} / 64 | μs | |
| | WDQS-to-C | CK Timings | | | | |
| WDQS/2 (0° phase) rising edge to CK rising | ng edge delay | $t_{ m DQSS}$ | Max (-200ps, -0.2tCK) | Min (200ps, 0.2tCK) | ps/ tCK | |
| WDQS-to-CK phase search range during V alignment training | | t _{WDQS2CK} | -0.4 | 0.4 | tCK | |
| CK clock to phase detector output delay in alignment training mode | | t_{WDQS2PD} | | | ns | |
| | Miscellaneo | us Timings | | | | |
| MODE REGISTER SET command update | delay | t_{MOD} | | - | nCK | |
| MODE REGISTER SET command cycle to | ime | t _{MRD} | | - | nCK | |
| MODE REGISTER SET command from a command | preceding READ | t _{RDMRS} | $RL + PL + 2 + RU(t_{DQSS}(max) + t_{WDQS2DQ_O} (max)/t_{CK})$ | | nCK | |
| Interval VREFD offset single step settling | time | t_{VREFD} | | - | ns | |
| Interval VREFD offset full range settling ti | me | t_{FVREFD} | | - | ns | |
| ADD/CMD parity error output delay | | t _{PARAC} | | | ns | 25 |
| Write data parity error output delay | | t _{PARDQ} | | | ns | 26 |
| Write preamble for WDQS | | t _{WPRE1} | 2 | | tWDQS | |
| Read preamble for WDQS | t _{WPRE2} | 4 | | tWDQS | | |
| Write postamble for WDQS | t _{WPST1} | 2 | | tWDQS | | |
| Read postamble for WDQS | t _{WPST2} | 2 | | tWDQS | | |
| Read preamble for RDQS | | t _{RPRE} | 2 | | tWDQS | |
| Read postamble for RDQS | | t _{RPST} | 2 | | tWDQS | |
| CK clock frequency with DCA enabled | | f_{CKDCA} | 1200 | - | MHz | 36 |
| Duty Cycle Monitor Measurement time | | t _{DCMM} | 1 | - | μs | 37 |

| | Table 93 — Timings Par Parameter ^{1,3} | 1 | () () () () () () () () () () | 9 | TIm:4 | Notes |
|---------|---|--|---|-----------------------------------|-----------------------|-----------------------------|
| | rarameter | Symbol | Value MIN | MAX | Unit | Notes |
| NOTE 1 | AC timing parameters apply to each channel of the | HRM3 device | | | eters are | |
| NOILI | specified across channels, and all channels operate | | | unning param | cicis aic | , |
| NOTE 2 | Speed bins are shown as examples. Vendors may de | | | ase it is recon | nmended | l to |
| | scale the values for the related timing parameters. | | | | | |
| NOTE 3 | All parameters assume proper device initialization. | | | | | |
| NOTE 4 | Parameter t _{CK} is calculated as the average clock peri | iod across any | consecutive 1,000 c | ycle window | , where | each |
| | clock period is calculated both from rising CK edge | to rising CK | edge, and falling CK | cedge to falli | ng CK e | dge. |
| NOTE 5 | Parameter is based on V _{IHCA} and V _{ILCA} . | | | | | |
| NOTE 6 | Parameter is measured with Output Timing reference | e load and Re | ad DBI enabled. | | | |
| NOTE 7 | For Reads and Writes with auto precharge enabled, | the device wil | l hold off the interna | al precharge u | ntil t _{RAS} | (min) |
| | has been satisfied or the number of clock cycles as a | programmed f | or RAS in MR4 hav | e elapsed. | | , |
| NOTE 8 | Parameter applies when consecutive commands acc | ess the same b | ank group. | | | |
| NOTE 9 | Parameter applies when consecutive commands acc | ess different b | ank groups. | | | |
| NOTE 10 | No more than 4 ACTIVATE or PER BANK REFF | RESH commar | nds are allowed with | in t _{FAW} period | 1. | |
| NOTE 11 | Parameter applies when READ and PRECHARGE | commands ac | ccess the same bank | | | |
| NOTE 12 | $t_{\rm DAL} = (t_{\rm WR}/t_{\rm CK}) + (t_{\rm RP}/t_{\rm CK})$. For each of the terms, i | f not already a | in integer, round up | to the next in | teger. | |
| NOTE 13 | Parameter applies consecutive commands access the | ne same bank g | group. | | | |
| NOTE 14 | t_{CCDL} parameter is applied when seamless consecute bank group. | tive Write or F | Read commands acco | ess to the ban | ks in the | same |
| NOTE 15 | Parameter applies when consecutive commands ac | cess different | bank groups. | | | |
| NOTE 16 | t _{CCDS} is either for seamless consecutive READ or s | seamless conse | cutive WRITE com | mands. | | |
| NOTE 17 | t _{CCDR} is a parameter for 8,12,16-High HBM device between different stack IDs (SID) instead of t _{CCDS} . 1 to 2nCK is supported. The t _{CCDR} (min) is dependent consulted for details. For seamless WRITE command DWORD MISR operations when DWORD Loopb | The t _{CCDR} (mi ent on the oper ands the norma | n) value is vendor spration frequency. The t _{CCDS} parameter ap | pecific and a receive vendor data | range of sheet sh | t _{CCDS} + ould be |
| NOTE 18 | t _{RTW} is not a DRAM device limit but determined b | y the system b | us turnaround time. | Avoid bus co | ntention | by |
| | setting t_{RTW} (min) = (RL + BL/4 - WL + t_{DQSS} (min | $) + 0.5) \times t_{CK}$ | $+ t_{WDQS2DQ_O}(max) +$ | - t _{DQSQtra} (max |), and | |
| | round up to the next integer. | | _ | | | |
| NOTE 19 | Upon entering power-down the CK clock may be s | stopped after tl | ne number of clock | cycles as prog | grammed | 1 |
| | for RAS in MR4. | | | | | |
| NOTE 20 | t_{WR} is defined in ns. For calculation of t_{WRPDE} roun | d up t _{WR} /t _{CK} to | the next integer. | | | |
| NOTE 21 | WR in clock cycles as programmed in MR3. | | | | | |
| NOTE 22 | Density is given per channel. | | | | | |
| NOTE 23 | A maximum of 8 consecutive REFRESH command | ds can be post | ed to an HBM3 devi | ice, meaning | that the | |
| | maximum absolute interval between any REFRES | H command a | nd the next REFRES | SH command | is $9 \times t_R$ | EFI• |
| NOTE 24 | $t_{REFIPB} = t_{REFI} / N$; N = no. of banks. | | | | | |
| NOTE 25 | $t_{\rm PARAC}$ may be specified as an analog delay or as a nominal AERR HIGH time in case of a parity erro | | of n clock cycles and | an analog de | lay. The | |
| NOTE 26 | t _{PARDQ} may be specified as an analog delay or as a nominal DERR HIGH time in case of a parity erro | | of n clock cycles and | l an analog de | lay. The | ; |
| NOTE 27 | t_{CIPW} is based on V_{REFCA} level, and t_{DIPW} is based or | on V _{REFDQ} leve | 1. | | | |
| | | | | | | |

Table 93 — Timings Parameters (Part 2) (cont'd)

| Parameter ^{1,3} | Symbol | Value | S | Unit | Notes |
|--------------------------|--------|-------|-----|------|-------|
| | | MIN | MAX | | |
| | | | | | |

- NOTE 28 Density is given per die.
- NOTE 29 Parameter applies only to HBM3 DRAMs that require the use of Refresh Management (RFM).
- NOTE 32 PRECHARGE and PRECHARGE ALL commands can be issued on a rising or a falling CK edge. For corresponds to the internal WR or RTP, add 0.5 t_{CK} to the number of clock cycles defined for RTP with reference to t_{RTP} or the number of clock cycles calculated to WR using RU(t_{WR}/t_{CK}).
- NOTE 33 PVT variation is included.
- NOTE 34 The minimum-to-maximum range does not exceed 400ps. The vendor's datasheet shall be consulted for the minimum and maximum values.
- NOTE 35 The minimum-to-maximum range does not exceed 1.5ns. The vendor's datasheet shall be consulted for the minimum and maximum values.
- NOTE 36 Parameter f_{CKDCA} applies when a duty correction code other than the default 0000 is programmed in the mode register.
- NOTE 37 t_{DCMM} is measured from the MRS command that enables the duty cycle measurement until the measurement result in valid.
- NOTE 38 t_{QSH} describes the instantaneous differential output high pulse width on RDQS_t RDQS_c as it measures the next falling edge from an arbitrary rising edge. t_{OSH} edge measurement is based on zero voltage.
- NOTE 39 t_{QSL} describes the instantaneous differential output low pulse width on RDQS_t RDQS_c as it measures the next rising edge from an arbitrary falling edge. t_{QSL} edge measurement is based on zero voltage.



- NOTE 40 $t_{CH(abs)}$ is the absolute instantaneous clock high pulse width, as measured from one rising edge to the following falling edge. $t_{CL(abs)}$ is the absolute instantaneous clock low pulse width, as measured from one falling edge to the following rising edge.
- NOTE 41 Parameter t_{WDQS} is calculated as the average write clock period across any consecutive 200 cycle window, where each clock period is calculated both from rising CK edge to rising CK edge, and falling CK edge to falling CK edge.
- NOTE 42 $t_{\text{WQSH(avg)}}$ is defined as the average high pulse width, as calculated across any consecutive 200 high pulses. $t_{\text{WQSL(avg)}}$ is defined as the average low pulse width, as calculated across any consecutive 200 low pulses.
- NOTE 43 $t_{WQSH(abs)}$ is the absolute instantaneous write clock high pulse width, as measured from one rising edge to the following falling edge. $t_{WQSL(abs)}$ is the absolute instantaneous write clock low pulse width, as measured from one falling edge to the following rising edge.
- NOTE 45 t_{WDQ82DQ_I} max delay variation as a function of the DC voltage variation for VDDQ. It includes VDDQ AC noise impact for frequencies > 20MHz and max voltage of TBDmVpk-pk from DC to 20 MHz at a fixed temperature on the package.
- NOTE 46 Actual values could be positive or negative numbers depending on design implementation and process.
- NOTE 47 The parameter is referenced to IEEE1500 TEMPERATURE readout. See 13.5.12 TEMPERATURE.

11 Package (Die) Specification

11.1 Signals

Table 94 — I/O Signal Description

| Signals | Type | Description |
|---------------------------------------|--------|--|
| Signais | Турс | |
| CK[a:p]_t, CK[a:p]_c | Input | Clock: CK_t and CK_c are differential clock inputs. Row and column command and address inputs are latched on the rising and falling edges of CK. |
| C[a:p][7:0] | Input | Column command and address: the command code, bank and column address for Write and Read operations and the mode register address and code to be loaded with MODE REGISTER SET commands are received on the C[7:0] inputs. |
| R[a:p][9:0] | Input | Row command and address: the command code, bank and row address for Activate, Precharge and Refresh commands are received on the R[9:0] inputs. |
| ARFU[a:p] | Input | Reserved for future use: unused microbumps in AWORD. |
| APAR[a:p] | Input | Command / address parity: one parity signal per AWORD. APAR is associated with C[7:0], R[9:0] and ARFU. |
| DQ[a:p][63:0] | I/O | Data Input/Output: 64-bit data bus. DQ[31:0] represents the 32-bit data bus of PC0 and DQ[63:32] represents the 32-bit data bus of PC1. |
| DBI[a:p][7:0] | I/O | Data Bus Inversion: DBI0 is associated with DQ[7:0], DBI1 is associated with DQ[15:8],, and DBI7 is associated with DQ[63:56]. |
| ECC[a:p][3:0] | I/O | ECC: ECC0, ECC1 are associated with DQ[31:0]. ECC2, ECC3 are associated with DQ[63:32]. |
| SEV[a:p][3:0] | I/O | SEV: SEV0, SEV1 are associated with DQ[31:0]. SEV2, SEV3 are associated with DQ[63:32]. |
| DPAR[a:p][1:0] | I/O | Data Parity: one data parity signal per DWORD. DPAR0 is associated with DQ[31:0] and DPAR1 is associated with DQ[63:32]. |
| DERR[a:p][1:0] | Output | Data parity error: one data parity error bit per DWORD. DERR0 is associated with DQ[31:0] and DERR1 is associated with DQ[63:32]. |
| AERR[a:p] | Output | Address parity error. One address parity error bit for row and column address and command per AWORD. |
| WDQS[a:p][1:0]_t, WDQS[a:p][1:0]_c | Input | Write Data Strobe: WDQS_t and WDQS_c are differential strobe inputs. One WDQS pair per DWORD. WDQS0 is associated with DQ[31:0] and WDQS1 is associated with DQ[63:32]. |
| RDQS[a:p][1:0]_t, RDQS[a:p][1:0]_c | Output | Read Data Strobe: RDQS_t and RDQS_c are differential strobe outputs. Read output data are sent on the rising and falling edges of RDQS. One RDQS pair per DWORD. RDQS0 is associated with DQ[31:0] and RDQS1 is associated with DQ[63:32]. |
| DA[39:0] | I/O | Direct Access Input/Output: These pins are provided for direct access test. They must be routed directly to an external package I/O pin. The function is defined by the memory vendor. |

Table 94 — I/O Signal Description (cont'd)

| Signals | Type | Description |
|---------------------------|--------|---|
| RESET_n | Input | Reset: RESET_n LOW asynchronously initiates a full chip reset of the HBM3 device. |
| NC | | No connect pad: electrically isolated |
| WRCK | Input | IEEE-1500 Wrapper Serial Port Clock |
| WRST_n | Input | IEEE-1500 Wrapper Serial Port Reset |
| SelectWIR | Input | IEEE-1500 Wrapper Serial Port Instruction Register Select |
| ShiftWR | Input | IEEE-1500 Wrapper Serial Port Shift |
| CaptureWR | Input | IEEE-1500 Wrapper Serial Port Capture |
| UpdateWR | Input | IEEE-1500 Wrapper Serial Port Update |
| WSI | Input | IEEE-1500 Wrapper Serial Port Data |
| WSO[a:p] | Output | IEEE-1500 Wrapper Serial Port Data Out |
| RD[a:p][3:0] | I/O | Redundant microbumps in DWORD |
| RA[a:p] | Input | Redundant command and address microbump in AWORD |
| MRFU[1:0] | | Reserved for future use, unused microbumps in mid-stack region |
| NOBUMP | | Depopulated pad: reserved as test pad for probing |
| TEMP[1:0] | Output | DRAM Temperature Report |
| CATTRIP | Output | DRAM Catastrophic Temperature Report |
| VSS | Supply | Ground |
| VDDC, VDDQ, VPP, VDDQL | Supply | Power supply |

- NOTE 1 Index [a:p] represents the channel indicator "a" to "p" of the HBM device. Signal names including the channel indicators are used whenever more than one channel and/or pseudo channel is referenced, as e.g., with the HBM3Ballout. The channel indicators is omitted whenever features and functions common to all channels and/or all pseudo channels are described
- NOTE 2 HBM3 devices supporting less than 16 channels are allowed to have input/output buffers physically present at the pins associated with the unavailable channels, however these input/output buffers will be disabled. The host shall leave those pins floating. The availability of each channel [a:p] has to be coded in IEEE1500 DEVICE_ID Wrapper Data Register bits [23:8].
- NOTE 3 All power supply microbumps defined in Table 98 to Table 103 must be present and connected with their respective power nets even if the related channel is not present or marked non-working.

11.2 MicroBump Positions

The MicroBump array of the DRAM stack employs a staggered pattern as depicted in Figure 92 where a 'staggered' bump is located halfway between major row and column, hence its location is determined by X/2 and Y/2. Table 95 shows geometric parameters of the Staggered MicroBump pattern. Parameter PMin is the minimum bump pitch anywhere in the MicroBump field; for chosen X and Y parameters.




Figure 92 — Staggered MicroBump Pattern

Table 95 — Geometric Parameters of the Staggered MicroBump Pattern

| | Table 75 Get | metric I arameters of the Staggered Microbump I attern |
|-----------|---------------|--|
| Label | Nominal Value | Description |
| X | 96 um | Horizontal pitch of two adjacent MicroBumps |
| Y | 110 um | Vertical pitch of two adjacent MicroBumps |
| P_{Min} | 73 um | Minimum pitch of the bump field |
| D | 28 um | MicroBump diameter |
| S | | Bump-to-bump air gap; $S = P_{Min} - D$ |

The HBM3 bump matrix is defined as shown in subsequent tables. Please refer to MO-xxx(TBD) for device dimensions.




Figure 93 — MicroBump Pillar Diameter

11.2 MicroBump Positions (cont'd)

Footprint consists of 161 rows with a pitch of Y/2 and 148 columns with a pitch of X/2. The overall array size is $(147 \text{ x X/2} + D) \text{ x } (160 \text{ x Y/2} + D) = 7084.0 \ \mu\text{m} \text{ x } 8828.0 \ \mu\text{m}$. The ball matrix is center aligned with the die. The ball array center is the origin of the ball location coordinates. Ball A1 is located at the top left at $X = -3528.0 \ \mu\text{m}$, $Y = +4400.0 \ \mu\text{m}$.

11.3 HBM3 Stack Height

Table 96 — HBM3 Stack Height

| ~ ~ | 7.50 | | 3.5 | · |
|---------------|---------|---------|---------|--------|
| Configuration | Minimum | Typical | Maximum | Unit |
| | | | | |
| 4-High | 695 | 720 | 745 | μm |
| 111911 | 0,0 | , = 0 | , | Politi |
| 0 11: -1. | (05 | 720 | 745 | |
| 8-High | 695 | 720 | 745 | μm |
| | | | | |
| 12-High | 695 | 720 | 745 | μm |
| | | | | • |
| 16-High | TBD | TBD | TBD | um |
| 10-11igii | 160 | 100 | 100 | μm |
| | | | | |

NOTE 1 The configuration refers to the number of memory dies in the stack. The stack may include an additional base (interface) die.

11.4 HBM3 Bump Map

A geographical overview of the HBM3 bump matrices is provided in Table 98 for Footprint, and the detailed bump matrices are provided in 11.4 HBM3 **Bump Map (cont'd)**

Table 99 thru Table 103.

Due to space constraints these tables use abbreviations for specific functions as given in Table 97. The orientation of the ballout shown is the bottom view looking at the microbumps.

HBM3 devices supporting less than 16 channels must have all microbumps physically present as shown in the tables below.

Table 97 — Legend

| NC B | P A | \ |
|-----------|--------|----------|
| N. B. | E | 3 |
| No Bump C | Bump (| 7) |

| VSS | D |
|-------|---|
| | |
| VDDC | E |
| VDDQ | M |
| VDDQL | N |

NOTE 2 HBM3 stack height refers to the "TBD" dimension and is compliant to package code "TBD" of SBGA-M7775[23828]_I0p073-R10p975X10p975Z7p8. The "TBD" dimension does not include the microbumps.

Table 98 — HBM3 Bump Map Footprint – Geographical Overview (not to scale)

| | | See Table | | | Table 97 | See Table 98 | See Ta | ible 99 | · · · | Table 100 | |
|--------------|------------------|-----------|----------------------------|----------------|--------------------|------------------|------------------|---------------------|------------------------|------------------|------------------|
| Columns | 1, 2 | 3 20 | 21 36 | 37 51 | 52 74 | 75 90 | 91 104 | 105 118 | 119 132 | 133 146 | 147, 148 |
| А К | | | | | | | | | Right pply Region | | |
| L AD | | | | | | | DWORD0 Channel m | DWORD0 Channel i | DWORD0 Channel e | DWORD0 Channel a | |
| AE AK | | | | | Upper Left | Upper Right | AWORD Channel m | AWORD Channel i | AWORD Channel e | AWORD Channel a | |
| AL BD | | | | | Power Supply | Power Supply | DWORD1 Channel m | DWORD1 Channel i | DWORD1 Channel e | DWORD1 Channel a | |
| BE BV | | | | | Region | Region | DWORD0 Channel n | DWORD0 Channel j | DWORD0 Channel f | DWORD0 Channel b | |
| BW CD | | | Depopulated | | | | AWORD Channel n | AWORD Channel j | AWORD Channel f | AWORD Channel b | |
| CE CT CU, CV | Bumps | Power | micropillar area | Direct | Depopulated r | nicropillar | DWORD1 Channel n | DWORD1 Channel j | DWORD1 Channel f | DWORD1 Channel b | Bumps |
| 0 CW DC | 8 | Supply | dedicated | Access Test | area dedicated for | or (optional) | | Reset, IEEE1500 Por | t, Temperature, etc | | 평 |
| DD, DE DF DU | Mechanical Bumps | Region | for (optional) probe | Port | probe p | ads | DWORD1 Channel o | DWORD1 Channel k | DWORD1 Channel g | DWORD1 Channel c | Mechanical Bumps |
| DW EC | | | pads | | | | AWORD Channel o | AWORD Channel k | AWORD Channel g | AWORD Channel c | |
| ED EU | | | | | Lower | Lower | DWORD0 Channel o | DWORD0 Channel k | DWORD0 Channel g | DWORD0 Channel c | |
| EV FL | | | | | Left Power | Right Power | DWORD1 Channel p | DWORD1 Channel 1 | DWORD1 Channel h | DWORD1 Channel d | |
| FM FU | | | | | Supply Region | Supply Region | AWORD Channel p | AWORD Channel 1 | AWORD Channel h | AWORD Channel d | |
| FV GL | | | | | | | DWORD0 Channel p | DWORD0 Channel 1 | DWORD0 Channel h | DWORD0 Channel d | |
| GM HA | | | | | | | | | r Right oply Region | | |

Table 99 — HBM3 Bump Map Footprint: Columns 1 to 36




Table 99 — HBM3 Bump Map Footprint : Columns 1 to 36 (cont'd) 18 19 20 21 22 23 24 25 26 11 12 15 16 17 28 29 2 30 31 32 33 34 35 3 D С D E D D С С D C D C C c C C C D C C D С D D D E C C C C C C С С D С С D С С С С В C D С С С С С D C c C В D C D E С С D E C C D C D C C С В D D c C C C C C E C D C D C C С С С С c C C С D D D С E D С С С C С C В C В С С C C С C С C С С В D C D D C E D C C C C C C С С В D D С С С C C В D C С D С C C C С С C С В D D D С E D E C С С С С С С С D С С С CE D D C C C C c CF D D D C С С С D С C CJ В С С D С E С C C С D D C C C C С D C С С С С C: С В C С С С С С C C D C D C D C С В D E C C C С C С С D D c C С С D C C D C C C C C В D D D D C

Table 99 — HBM3 Bump Map Footprint : Columns 1 to 36 (cont'd)

| П | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 | 35 | 36 |
|----|---|---|---|---|---|---|---|---|---|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|--------|
| CU | В | | С | | D | | D | | С | | D | | E | | С | | D | | E | | С | | С | | С | | С | | С | | С | | С | | С | \Box |
| cv | | В | | D | | С | | D | | D | | С | | E | | D | | С | | E | | С | | С | | С | | С | | С | | С | | С | | С |
| cw | В | | С | | D | | D | | С | | D | | E | | С | | D | | E | | С | | С | | С | | С | | С | | С | | С | | С | |
| CY | | В | | D | | С | | D | | D | | С | | E | | D | | С | | E | | С | | С | | С | | С | | С | | С | | С | | С |
| DA | В | | С | | D | | D | | С | | D | | E | | С | | D | | E | | С | | С | | С | | С | | С | | С | | С | | С | |
| DB | | В | | D | | С | | D | | D | | С | | E | | D | | С | | E | | С | | С | | С | | С | | С | | С | | С | | С |
| DC | В | | С | | D | | D | | С | | D | | E | | С | | D | | E | | С | | С | | С | | С | | С | | С | | С | | С | |
| DD | | В | | D | | С | | D | | D | | С | | E | | D | | С | | E | | С | | С | | С | | С | | С | | С | | С | | С |
| DE | В | | С | | D | | D | | С | | D | | E | | С | | D | | E | | С | | С | | С | | С | | С | | С | | С | | С | |

Table 99 — HBM3 Bump Map Footprint : Columns 1 to 36 (cont'd) 20 21 22 23 24 14 15 16 17 18 19 28 29 30 D D D E C C C C C D D D C D D C D D C D D D D D C D D D D D D D D D D D D D D D D D E C C D С С




Table 100 — HBM3 Bump Map Footprint: Columns 37 to 74



Table 100 — HBM3 Bump Map Footprint : Columns 37 to 74 (cont'd)

| No to be consisted with the consistency wi | $\overline{}$ | | | | _ | | | | _ | | abi | - | _ | | | _ | 12221 | | P | - | I | | | | | | | (| it u | _ | | | | _ | | | | $\overline{}$ | $\overline{}$ |
|--|---------------|----|----|----|------|------|----|------|------|----|------|------|----|------|------|----|-------|----|----|----|----|----|----|----|----|----|----|----|------|----|----|----|----|----|----|----|----|---------------|---------------|
| No. | Щ | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 50 | 51 | 52 | 53 | 54 | 55 | 56 | 57 | 58 | 59 | 60 | 61 | 62 | 63 | 64 | 65 | 66 | 67 | 68 | 69 | 70 | 71 | 72 | 73 | 74 |
| | BA | D | | С | | E | | D | | С | | E | | D | | С | | E | | D | | С | | A | | D | | С | | E | | D | | С | | N | Ш | D | |
| No. | BB | | D | | E | | С | | D | | E | | С | | D | | E | | С | | D | | A | | С | | D | | E | | С | | D | | N | | С | | D |
| No. | BC | D | | С | | С | | C | | С | | C | | C | | C | | E | | D | | C | | A | | D | | C | | E | | D | | C | | N | Ш | D | |
| Fig. Str. | BD | | D | | DA2 | | С | | DA3 | | DA4 | | С | | DA5 | | E | | C | | D | | A | | С | | D | | E | | c | | D | | N | | С | | D |
| Fig. St. | BE | D | | С | | DA2 | | DA3 | | С | | DA4 | | DA5 | | C | | E | | D | | С | | A | | D | | C | | E | | D | | C | | N | | D | |
| Ref | BF | | D | | С | | С | | С | | С | | С | | С | | E | | C | | D | | A | | C | | D | | E | | С | | D | | N | | С | | D |
| State Stat | BG | D | | С | | D | | E | | С | | D | | E | | С | | E | | D | | С | | A | | D | | C | | E | | D | | C | | N | | D | |
| Record R | вн | | D | | D | | С | | E | | D | | С | | E | | E | | O | | D | | A | | С | | D | | E | | C | | D | | N | | С | | D |
| No. | ВЈ | D | | С | | D | | E | | С | | D | | E | | С | | E | | D | | С | | A | | D | | С | | E | | D | | С | | N | | D | |
| No No No No No No No No | вк | | D | | D | | С | | E | | D | | С | | E | | E | | С | | D | | A | | С | | D | | E | | С | | D | | N | | С | | D |
| No No No No No No No No | BL | D | | С | | С | | С | | С | | С | | С | | С | | E | | D | | С | | A | | D | | С | | E | | D | | С | | N | | D | \Box |
| Section Sect | вм | | D | | DA6 | | С | | DA7 | | DA8 | | С | | DA9 | | E | | С | | D | | A | | С | | D | | E | | С | | D | | N | | С | | D |
| St St St St St St St St | BN | D | | С | | DA6 | | DA7 | | С | | DA8 | | DA9 | | С | | E | | D | | С | | A | | D | | С | | E | | D | | С | | N | | D | \Box |
| St St St St St St St St | BP | | D | | С | | С | | С | | С | | С | | С | | E | | С | | D | | A | | С | | D | | E | | c | | D | | N | | С | | D |
| BU D C C E E D D C C C C C C C C C C C C C | BR | D | | С | | E | | D | | С | | E | | D | | С | | E | | D | | С | | A | | D | | С | | E | | D | | С | | N | | D | \Box |
| No | ВТ | | D | | E | | С | | D | | E | | С | | D | | E | | C | | D | | A | | С | | D | | E | | c | | D | | N | | С | | D |
| SW D C C C C C C C C C | BU | D | | С | | E | | D | | С | | E | | D | | С | | E | | D | | С | | A | | D | | С | | E | | D | | С | | N | | D | \Box |
| St | BV | | D | | E | | С | | D | | E | | С | | D | | E | | C | | D | | A | | С | | D | | E | | c | | D | | N | | С | | D |
| CA D G C DAIS DAIS C DAIS C DAIS C DAIS C DAIS DAIS C C DAIS DAIS C C DAIS DAIS C C D C D C D C D C D C D C D C D C D | вw | D | | С | | С | | С | | С | | С | | С | | С | | E | | D | | С | | A | | D | | С | | E | | D | | С | | N | | D | \Box |
| C D D C D D C D D D D D D D D D D D D D | BY | | D | | DA10 | | С | | DA11 | | DA12 | | С | | DA13 | | E | | C | | D | | A | | С | | D | | E | | С | | D | | N | | С | | D |
| CC D C C D C C D C C D C C D C D C C D D C C D D C D C D D C D C D D C D C D D C D C D D C D C D D C D C D D C D C D D D C D D C D D C D D C D D C D D C D D C D D C D D D C D D D C D D D C D D D C D D D C D D D C D | CA | D | | С | | DA10 | | DA11 | | С | | DA12 | | DA13 | | С | | E | | D | | С | | A | | D | | С | | E | | D | | С | | N | | D | |
| CD | СВ | | D | | С | | С | | С | | С | | С | | С | | E | | C | | D | | A | | С | | D | | E | | С | | D | | N | | С | | D |
| CE D C C D D C D D C C D D C D D C C D D D C D D D C D D D C D D D D C D | cc | D | | С | | D | | E | | С | | D | | E | | С | | E | | D | | С | | A | | D | | С | | E | | D | | С | | N | | D | \Box |
| CF | CD | | D | | D | | С | | E | | D | | С | | E | | E | | C | | D | | A | | С | | D | | E | | С | | D | | N | | С | | D |
| CG D C C D C C D C D C D C D C D C D C D | CE | D | | С | | D | | E | | С | | D | | E | | С | | E | | D | | С | | A | | D | | С | | E | | D | | С | | N | | D | |
| CH D DAM C DAM | CF | | D | | D | | С | | E | | D | | С | | E | | E | | С | | D | | A | | С | | D | | E | | С | | D | | N | | С | | D |
| CJ D C DAM DAIS C C DAM D C C D D C D C D D D C D D D C D D D C D | CG | D | | С | | С | | С | | С | | С | | С | | С | | E | | D | | С | | A | | D | | С | | E | | D | | С | | N | | D | |
| CX | СН | | D | | DA14 | | С | | DA15 | | DA16 | | С | | DA17 | | E | | С | | D | | A | | С | | D | | E | | c | | D | | N | | С | | D |
| CL D C C D C C D C C D C C D C C D C C D D C D C D D C D D C D D C D D C D D C D D C D D C D D C D D C D D C D D C D D C D D C D D C D D C D D C D D C D D D C D | CJ | D | | С | | DA14 | | DA15 | | С | | DA16 | | DA17 | | С | | E | | D | | С | | A | | D | | С | | E | | D | | С | | N | | D | |
| CM D E C D E | ск | | D | | С | | С | | С | | С | | С | | С | | E | | С | | D | | A | | С | | D | | E | | С | | D | | N | | С | | D |
| CN D C D E D E C D E C D E C D E C D E D C D E C D E D D E C D E D D E C D E C D D E C D E C D E C D D E C D E | CL | D | | С | | E | | D | | С | | E | | D | | С | | E | | D | | С | | A | | D | | С | | E | | D | | С | | N | | D | \Box |
| CP D Z C D Z C D Z C D Z C D Z C D A C D Z C D | CM | | D | | E | | С | | D | | E | | С | | D | | E | | С | | D | | A | | С | | D | | E | | С | | D | | N | | С | | D |
| | CN | D | | С | | E | | D | | С | | E | | D | | С | | E | | D | | С | | A | | D | | С | | E | | D | | С | | N | | D | \Box |
| CR D C E D C E D C E D C A D C E D C | CP | | D | | E | | С | | D | | E | | С | | D | | E | | С | | D | | A | | С | | D | | E | | С | | D | | N | | С | | D |
| | CR | D | | С | | E | | D | | С | | E | | D | | С | | E | | D | | С | | A | | D | | С | | E | | D | | С | | N | | D | \Box |
| CT D E C D E C D E C D E C D E C D E C D | СТ | | D | | E | | С | | D | | E | | С | | D | | E | | С | | D | | A | | С | | D | | E | | С | | D | | N | | С | | D |

Table 100 — HBM3 Bump Map Footprint : Columns 37 to 74 (cont'd)

| | | | | | | | | | | | | | | | | | | | | | | | | | | ` | | | | | | | | | | | | |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 50 | 51 | 52 | 53 | 54 | 55 | 56 | 57 | 58 | 59 | 60 | 61 | 62 | 63 | 64 | 65 | 66 | 67 | 68 | 69 | 70 | 71 | 72 | 73 | 74 |
| CU | D | | С | | E | | D | | С | | E | | D | | С | | С | | С | | С | | c | | С | | С | | С | | С | | c | | С | | С | |
| cv | | D | | E | | С | | D | | E | | С | | D | | C | | С | | С | | С | | С | | С | | С | | С | | С | | С | | С | | С |
| cw | D | | С | | E | | D | | С | | E | | D | | С | | С | | С | | С | | С | | С | | С | | С | | С | | С | | С | | С | |
| CY | | D | | E | | С | | D | | E | | С | | D | | С | | С | | С | | С | | С | | С | | С | | С | | С | | С | | С | | С |
| DA | D | | С | | E | | D | | С | | E | | D | | С | | С | | С | | С | | С | | С | | С | | С | | С | | С | | С | | С | |
| DB | | D | | E | | С | | D | | E | | С | | D | | С | | С | | С | | С | | С | | С | | С | | С | | С | | С | | С | | С |
| DC | D | | С | | E | | D | | С | | E | | D | | С | | С | | С | | С | | С | | С | | С | | С | | С | | С | | С | | С | |
| DD | | D | | E | | С | | D | | E | | С | | D | | С | | С | | С | | С | | С | | С | | С | | С | | С | | С | | С | | С |
| DE | D | | С | | E | | D | | С | | E | | D | | С | | С | | С | | С | | С | | С | | С | | С | | С | | С | | c | | С | |




Table 100 — HBM3 Bump Map Footprint : Columns 37 to 74 (cont'd) 38 40 41 42 67 70 С E D С С С D E С С D С c D FE D
FF
FG D
FH
FJ D
FK
FL D
FM
FN D
FF
FR D
FT
FU D
FV D С D D D C D C С D E D E C D D С D С С С С E C D C D E D C D C D C D C D D В В С С D C C D D D C D C C D E D С D D C D C D C C D FW
FY
GA
GB
GC
GD
GE
GF
GG
GH
GG
GK
GL
GM
GR
GR С D D D D C C D D D E C D E C D D C С D C С D C D E D C D D D C D D D D D C C D C D C D D C D С С D E D С D D D C D C D D D D D D D C C D E D C D E D D D C С D С D С D С С E D С D D D C D

Table 101 — HBM3 Bump Map Footprint : Columns 75 to 90

| | 1 44 | DIC I | 01 | 11. | DIVIC | , Du | աբ | Tup | 1 00 | · tpii | 111 . | COIL | 1111113 | 9 13 | 10 7 | |
|---------|------|-------|----|-----|-------|------|----|-----|------|--------|-------|------|---------|------|------|----|
| Г | 75 | 76 | 77 | 78 | 79 | 80 | 81 | 82 | 83 | 84 | 85 | 86 | 87 | 88 | 89 | 90 |
| A | С | | E | | D | | С | | E | | D | | С | | E | |
| В | | E | | С | | D | | E | | С | | D | | E | | С |
| C | С | | E | | D | | С | | E | | D | | С | | E | |
| D | | E | | С | | D | | E | | С | | D | | E | | C |
| E | С | | E | | D | | С | | E | | D | | С | | С | |
| F | | E | | С | | D | | E | | С | | D | | С | | C |
| G | С | | E | | D | | С | | E | | С | | С | | С | |
| H | | E | | С | | D | | E | | С | | С | | С | | С |
| J | С | | E | | D | | С | | E | | С | | С | | M | |
| K | | E | | С | | D | | E | | С | | С | | M | | С |
| L | С | | E | | D | | С | | E | | D | | С | | M | |
| M | | E | | С | | D | | E | | С | | D | | С | | С |
| N | С | | E | С | D | | С | | E | | D | | С | | С | |
| P | С | E | | С | | D | С | E | | С | | С | С | С | | С |
| R | С | | E | | D | | С | | E | | С | | С | | С | |
| T | | E | | С | | D | | E | | С | | С | | M | | С |
| U | С | _ | E | С | D | D | С | _ | E | C | С | D | С | | M | С |
| v | - | E | _ | С | _ | D | - | E | | С | | D | С | M | _ | С |
| W | С | _ | E | С | D | | С | | E | С | D | D | С | С | С | С |
| Y AA | С | E | E | C | D | D | C | E | E | С | С | ע | С | С | С | С |
| AB | C | E | £ | С | В | D | 10 | E | E | С | · | С | C | С | C | С |
| AC | С | L | E | · | D | и | С | L | E | · | С | C | С | · | M | |
| AD | | E | - | С | и | D | · | E | - | С | | С | | M | ni. | С |
| AE | С | - | E | - | D | | С | - | E | | D | | С | 11.1 | M | - |
| AF | | E | - | С | | D | - | E | - | С | | D | | С | | С |
| AG | С | _ | E | | D | | С | _ | E | | D | _ | С | | С | |
| AH | | E | | С | | D | | E | | С | | С | | С | | С |
| AJ | С | | E | | D | | С | | E | | С | | С | | м | |
| AK | | E | | С | | D | | E | | С | | С | | M | | С |
| AL | С | | E | | D | | С | | E | | D | | С | | м | |
| АМ | | E | | С | | D | | E | | С | | D | | С | | С |
| AN | С | | E | | D | | С | | E | | D | | С | | С | |
| AP | | E | | С | | D | | E | | С | | С | | С | | С |
| AR | С | | E | | D | | С | | E | | С | | С | | С | |
| AT | | E | | С | | D | | E | | С | | С | | M | | C |
| AU | С | | E | | D | | С | | E | | С | | С | | M | |
| AV | | E | | С | | D | | E | | С | | D | | M | | C |
| AW | С | | E | | D | | С | | E | | D | | С | | С | |
| AY | | E | | С | | D | | E | | С | | D | | С | | С |
| | | | | | | | | | | | | | | | | |

Table 101 — HBM3 Bump Map Footprint : Columns 75 to 90 (cont'd)

| | | | | | | 1 | | | | | | | | | | <u> </u> |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----------|
| П | 75 | 76 | 77 | 78 | 79 | 80 | 81 | 82 | 83 | 84 | 85 | 86 | 87 | 88 | 89 | 90 |
| BA | С | | E | | D | | С | | E | | С | | С | | С | |
| вв | | E | | С | | D | | E | | С | | С | | С | | С |
| вс | С | | E | | D | | С | | E | | С | | С | | M | |
| BD | | E | | С | | D | | E | | С | | C | | M | | С |
| BE | С | | E | | D | | С | | E | | D | | c | | M | |
| BF | | E | | С | | D | | E | | С | | D | | С | | С |
| BG | C | | E | | D | | С | | E | | D | | c | | C | |
| BH | | E | | С | | D | | E | | С | | С | | С | | С |
| ВЈ | С | | E | | D | | С | | E | | С | | С | | С | |
| BK | | E | | С | | D | | E | | С | | С | | M | | С |
| BL | С | | E | | D | | С | | E | | С | | С | | M | Ш |
| ВМ | | E | | С | | D | | E | | С | | D | | M | | С |
| BN | С | | E | | D | | С | | E | | D | | С | | C | Ш |
| BP | | E | | С | | D | | E | | С | | D | | С | | С |
| BR | С | | E | | D | | С | | E | | С | | С | | С | Ш |
| BT | | E | | С | | D | | E | | С | | С | | С | | С |
| BU | С | | E | | D | | С | | E | | С | | С | | M | Ш |
| BV | | E | | С | | D | | E | 94 | e | | С | | M | | С |
| BW | С | | E | | D | | С | | E | | D | | С | | M | Ш |
| BY | | E | | С | | D | | E | | С | | D | | С | | С |
| CA | С | | E | | D | | C | | E | | D | | С | | С | Ш |
| СВ | | E | | С | | D | | E | | С | | С | | С | | С |
| СС | С | | E | | D | | С | | E | | С | | С | | M | Ш |
| CD | | E | | С | | D | | E | | С | | С | | M | | С |
| CE | С | | E | | D | | С | | E | | D | | С | | M | |
| CF | | E | | С | | D | | E | | С | | D | | С | | С |
| CG | С | | E | | D | | С | | E | | D | | С | | С | Ш |
| СН | | E | | С | | D | | E | | С | | С | | С | | С |
| CJ | С | | E | | D | | С | | E | | С | | С | | С | |
| ск | | E | | С | | D | | E | | С | | С | | M | | С |
| CL | С | | E | | D | | С | | E | | С | | С | | M | |
| СМ | | E | | С | | D | | E | | С | | D | | M | | С |
| CN | С | | E | | D | | С | | E | | D | | С | | С | Ш |
| CP | | E | | С | | D | | E | | С | | D | | С | | С |
| CR | С | | E | | D | | С | | E | | С | | С | | С | |
| CT | | E | | С | | D | I | E | ı | C | I | С | I | С | ı | С |

Table 101 — HBM3 Bump Map Footprint : Columns 75 to 90 (cont'd)

| | 75 | 76 | 77 | 78 | 79 | 80 | 81 | 82 | 83 | 84 | 85 | 86 | 87 | 88 | 89 | 90 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| CU | С | | С | | С | | С | | С | | С | | С | | С | |
| cv | | С | | С | | С | | С | | С | | С | | С | | C |
| cw | U | | С | | С | | С | | С | | С | | С | | С | |
| CY | | С | | С | | С | | С | | С | | С | | С | | C |
| DA | С | | С | | С | | С | | С | | С | | С | | С | |
| DB | | С | | С | | С | | С | | С | | С | | С | | С |
| DC | С | | С | | С | | С | | С | | С | | С | | С | |
| DD | | С | | С | | С | | С | | С | | С | | С | | С |
| DE | C | | С | | С | | С | | С | | С | | С | | C | |

Table 101 — HBM3 Bump Map Footprint : Columns 75 to 90 (cont'd)

| | | | _ | | | | | | | | | | | | | $\overline{}$ |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---------------|
| Ш | 75 | 76 | 77 | 78 | 79 | 80 | 81 | 82 | 83 | 84 | 85 | 86 | 87 | 88 | 89 | 90 |
| DF | | E | | С | | D | | E | | С | | С | | С | | C |
| DG | C | | E | | D | | C | | E | | С | | С | | С | |
| DH | | E | | С | | D | | E | | С | | D | | С | | С |
| DJ | С | | E | | D | | C | | E | | D | | С | | С | |
| DK | | E | | C | | D | | E | | С | | D | | M | | C |
| DL | С | | E | | D | | С | | E | | С | | С | | M | |
| DM | | E | | С | | D | | E | | С | | С | | M | | С |
| DN | C | | E | | D | | C | | E | | С | | С | | С | |
| DP | | E | | С | | D | | E | | С | | С | | С | | C |
| DR | С | | E | | D | | С | | E | | D | | С | | С | |
| DT | | E | | С | | D | | E | | С | | D | | С | | С |
| DU | С | | E | | D | | С | | E | | D | | С | | M | |
| DV | | E | | С | | D | | E | | С | | С | | M | | С |
| DW | С | | E | | D | | С | | E | | С | | С | | M | |
| DY | | E | | С | | D | | E | | С | | С | | С | | С |
| EA | С | | E | | D | | С | | E | | D | | С | | С | |
| EB | | E | | С | | D | | E | | С | | D | | С | | С |
| EC | С | | E | | D | | С | | E | | D | | С | | M | |
| ED | | E | | С | | D | | E | | 3 | | С | | M | | С |
| EE | С | | E | | D | | С | | E | | С | | С | | M | |
| EF | | E | | С | | D | | E | | С | | С | | С | | С |
| EG | С | | E | | D | | 5 | | E | | С | | С | | С | |
| EH | | E | | С | | D | | E | | С | | D | | С | | С |
| EJ | С | | E | | D | | С | | E | | D | | С | | С | |
| EK | | E | | С | | D | | E | | С | | D | | M | | С |
| EL | С | | E | | D | | С | | E | | С | | С | | M | |
| EM | | E | | С | | D | | E | | С | | С | | M | | C |
| EN | С | | E | | D | | С | | E | | С | | С | | С | |
| EP | | E | | С | | D | | E | | С | | С | | С | | С |
| ER | C | | E | | D | | С | | E | | D | | С | | С | |
| ET | | E | | С | | D | | E | | С | | D | | С | | С |
| EU | C | | E | | D | | С | | E | | D | | С | | M | |
| EV | | E | | С | | D | | E | | С | | С | | M | | С |
| EW | С | | E | | D | | С | | E | | С | | С | | M | |
| EY | | E | | С | | D | | E | | С | | С | | С | | С |
| FA | С | | E | | D | | С | | E | | С | | С | | С | |
| FB | | E | | С | | D | | E | | С | | D | | С | | С |
| FC | C | | E | | D | | С | | E | | D | | c | | С | |
| | | | | | | | | | | | | | | | | |

Table 101 — HBM3 Bump Map Footprint : Columns 75 to 90 (cont'd)

| П | 75 | 76 | 77 | 78 | 79 | 80 | 81 | 82 | 83 | 84 | 85 | 86 | 87 | 88 | 89 | 90 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| FD | | E | | С | | D | | E | | С | | D | | M | | С |
| FE | С | | E | | D | | С | | E | | С | | С | | M | |
| FF | | E | | С | | D | | E | | С | | С | | M | | С |
| FG | С | | E | | D | | С | | E | | С | | С | | С | |
| FH | | E | | С | | D | | E | | С | | С | | С | | С |
| FJ | С | | E | | D | | С | | E | | D | | С | | С | П |
| FK | | E | | С | | D | | E | | С | | D | | C | | С |
| FL | С | | E | | D | | С | | E | | D | | С | | M | |
| FM | | E | | С | | D | | E | | С | | С | | M | | C |
| FN | С | | E | | D | | C | | E | | C | | С | | M | |
| FP | | E | | С | | D | | E | | С | | C | | С | | C |
| FR | С | | E | | D | | C | | E | | D | | С | | С | |
| FT | | E | | c | | D | | E | | С | | D | | c | | C |
| FU | С | | E | | D | | c | | E | | D | | С | | M | |
| FV | | E | | С | | D | | E | | С | | С | | M | | С |
| FW | С | | E | | D | | c | | E | | С | | С | | M | |
| FY | | E | | С | | D | | E | | С | | С | | С | | С |
| GA | С | | E | | D | | С | | E | | С | | С | | С | |
| GB | | E | | С | | D | | E | 0 | 0 | | D | | С | | С |
| GC | С | | E | | D | | С | | E | | D | | С | | c | |
| GD | | E | | С | | D | | E | | С | | D | | M | | С |
| GE | С | | E | | D | | C | | E | | С | | С | | M | |
| GF | | E | | С | | D | | E | | С | | С | | M | | С |
| GG | С | | E | | D | | С | | E | | С | | С | | С | |
| GH | | E | | С | | D | | E | | С | | С | | С | | С |
| GJ | C | | E | | D | | С | | E | | D | | С | | С | |
| GK | | E | | С | | D | | E | | С | | D | | С | | С |
| GL | С | | E | | D | | С | | E | | D | | С | | M | |
| GM | | E | | С | | D | | E | | С | | С | | M | | С |
| GN | С | | E | | D | | С | | E | | С | | С | | M | |
| GP | | E | | С | | D | | E | | С | | С | | С | | С |
| GR | С | | E | | D | | С | | E | | С | | С | | С | Ш |
| GT | | E | | С | | D | | E | | С | | D | | С | | С |
| GU | С | | E | | D | | С | | E | | D | | С | | С | Ш |
| GV | | E | | С | | D | | E | | С | | D | | E | | С |
| GW | С | | E | | D | | С | | E | | D | | С | | E | |
| GY | | E | | С | | D | | E | | С | | D | | E | | С |
| HA | С | | E | | D | | С | | E | | D | | С | | E | |

Table 102 — HBM3 Bump Map Footprint: Columns 91 to 118

| | 91 | 92 | 93 | 94 | 95 | 96 | 97 | 98 | 99 | 100 | 101 | 102 | 103 | 104 | 105 | 106 | 107 | 108 | 109 | 110 | 111 | 112 | 113 | 114 | 115 | 116 | 117 | 118 |
|---|----|----|----|----|----|----|----|----|----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| A | D | | C | | E | | D | | С | | E | | D | | C | | E | | D | | С | | E | | D | | С | |
| В | | D | | E | | С | | D | | E | | С | | D | | E | | С | | D | | E | | С | | D | | E |
| С | D | | С | | E | | D | | С | | E | | D | | С | | E | | D | | С | | E | | D | | С | |
| D | | D | | E | | С | | D | | E | | С | | D | | E | | С | | D | | E | | С | | D | | E |
| E | D | | C | | E | | D | | С | | E | | D | | С | | E | | D | | С | | E | | D | | С | |
| F | | D | | E | | С | | D | | E | | С | | D | | E | | С | | D | | E | | С | | D | | E |
| G | C | | С | | С | | С | | С | | С | | С | | С | | С | | С | | С | | С | | С | | С | |
| н | | | | | | | | | | | | N | | | | | | | | N | | N | | | | | | N |
| J | С | | С | | С | | С | | С | | С | | С | | С | | С | | С | | С | | С | | С | | С | |
| K | | M | | M | | M | | M | | M | | M | | M | | M | | M | | M | | M | | M | | M | | M |

Table 102 — HBM3 Bump Map Footprint : Columns 91 to 118 (cont'd)

| | | | | | | | | | | 100 | 101 | 100 | 100 | 201 | 105 | 104 | 10. | 100 | 100 | | | *** | *** | *** | *** | | | 110 |
|-------|----|----|---------|---------|---------|---------|---------|---------|------------|-------------|--------|-------|--------|---------|-----|-----|----------|-------|-------|-------|-------|-----------|-----------|-------|----------|-------|-------|--------|
| Н | 91 | 92 | 93 D | 94 | 95 | 96 | 97 | 98 | 99 | 100 | 101 | 102 | 103 | 104 | 105 | 106 | 107 D | 108 | 109 | 110 | 111 | 112 | 113 | 114 | 115 D | 116 | 117 | 118 |
| L | D | С | ע | | D | | D | | D | DO 4 | D | | D | nous a | D | - | И | | D | 2012 | D | | D | PO:0 | ע | 201 | D | |
| M | | C | DDI | DQm7 | DO6 | DQm5 | 701 | RDm0 | DPARm0 | DQm3 | DO:::1 | DQm1 | DO0 | ECCm0 | | С | DDT:0 | DQi7 | DO:6 | DQi5 | DO: 4 | RDi0 | DD A D (O | DQi3 | DO:2 | DQil | DO:0 | ECCi0 |
| P | C | N | DBIm0 | N | DQm6 | N | DQm4 | N | DPARMU | N | DQm2 | N | DQm0 | N | С | N | DBIi0 | N | DQi6 | N | DQi4 | N | DPARi0 | N | DQi2 | N | DQi0 | N |
| R | С | N | DBIm1 | N | DQm14 | N | DQm12 | N | WDQSm0_ | N | DQm10 | N | DQm8 | N | С | N | DBIil | N | DQi14 | N | DQi12 | N | WDQSi0_t | N | DQi10 | N | DQi8 | N |
| T | · | С | DBIMI | DO::15 | DQm14 | DOm12 | DQm12 | WDQSm0_ | T T | DQm11 | DQmIU | DQm9 | ьQma | ECCm1 | · | С | DBIII | DQi15 | DQ114 | DQi13 | DQ112 | WDQSi0_c | MDQ510_t | DQi11 | DQIIU | DQi9 | DQIS | ECCil |
| TI II | М | · | М | DQm15 | M | DQm13 | M | C | М | DQIIII | M | тОща | M | ECCIII | M | · | М | DQIIS | M | DQIIS | M | WDQ510_C | M | DQIII | M | DQIS | M | ECCII |
| v | 31 | D | 31 | D | .51 | D | .51 | D | .31 | D | na | D | .51 | D | 31 | D | 31 | D | N1 | D | nı | D | .51 | D | N1 | D | 31 | D |
| w | С | D | DBIm2 | В | DQm22 | ъ | DQm20 | ь | RDQSm0_t | U | DQm18 | D | DQm16 | ъ | С | D | DBIi2 | D | DQi22 | Б | DQi20 | В | RDQSi0_t | U | DQi18 | ъ | DQi16 | U |
| Y | | С | DDIIIZ | DQm23 | DQIII22 | DQm21 | DQIII20 | RDQSm0_ | KDQ3III0_t | DQm19 | DQIIII | DQm17 | DQIIII | SEVm0 | | С | DDIIL | DQi23 | DQILL | DQi21 | DQI20 | RDQSi0_c | KDQ310_t | DQi19 | DQIII | DQi17 | DQIIO | SEVi0 |
| AA | N | · | N | DQIIIZO | N | DQIIICI | N | C | N | DQmis | N | DQmir | N | SEVIIIO | N | • | N | DQILO | N | DQILI | N | reposio_c | N | DQIIS | N | DQIII | N | SEVIO |
| AB | -1 | С | | DQm31 | | DQm29 | | RDm1 | | DQm27 | 1 | DQm25 | | SEVm1 | -1 | С | | DQi31 | | DQi29 | -1 | RDi1 | | DQi27 | | DQi25 | - | SEVi1 |
| AC | С | · | DBIm3 | DQmor | DQm30 | DQmis | DQm28 | TOMIT | DERRm0 | DQmz | DQm26 | DQmze | DQm24 | JE VIII | С | | DBIi3 | DQLI | DQi30 | DQLLS | DQi28 | Idii | DERRi0 | DQLL | DQi26 | DQLLC | DQi24 | SE VII |
| AD | | М | DDIME | М | DQuitto | M | DQuito | М | DETECTION | M | Demico | M | DQuite | М | _ | М | DDIE | M | DQLU | M | DQLLO | М | DETAGO | M | DQLLO | M | DQLLV | M |
| AE | D | | D | | D | | D | -74 | D | | D | | D | | D | | D | | D | | D | | D | | D | | D | |
| AF | | С | | ARFUm | | Cm7 | _ | Cm5 | | Cm4 | | Cm2 | | Cm0 | | С | - | ARFUi | | Ci7 | | Ci5 | | Ci4 | | Ci2 | | Ci0 |
| AG | С | _ | RAm | | APARm | | Стб | | CKm_t | | Cm3 | | Cm1 | | c | - | RAi | | APARi | | Ció | | CKi_t | | Ci3 | | Cil | |
| AH | | С | | Rm9 | | Rm7 | | CKm_c | | Rm4 | | Rm3 | | Rm1 | | С | | Ri9 | | Ri7 | | CKi_c | | Ri4 | | Ri3 | | Ril |
| AJ | С | | AERRm | | Rm8 | | Rm6 | _ | Rm5 | | Rm0 | | Rm2 | | С | | AERRi | | Ri8 | | Rif | _ | Ri5 | | Ri0 | | Ri2 | |
| AK | | М | | M | | M | | M | | М | | M | | М | | М | | M | | M | | M | | М | | M | | M |
| AL | D | | D | | D | | D | | D | | D | | D | • | D | | D | | D | | D | | D | | D | | D | |
| AM | | С | | DQm39 | | DQm37 | | RDm2 | | DQm35 | | DQm33 | | ECCm2 | | С | | DQi39 | | DQi37 | | RDi2 | | DQi35 | | DQi33 | | ECCi2 |
| AN | С | | DBIm4 | | DQm38 | | DQm36 | | DPARm1 | | DQm34 | | DQm32 | | С | | DBIi4 | | DQi38 | | DQi36 | | DPARi1 | | DQi34 | | DQi32 | |
| AP | | N | | N | | N | | N | | N | | N | | N | | N | | N | | N | | N | | N | | N | | N |
| AR | С | | DBIm5 | | DQm46 | | DQm44 | | WDQSm1_ | | DQm42 | | DQm40 | | С | | DBIi5 | | DQi46 | | DQi44 | | WDQSi1_t | | DQi42 | | DQi40 | |
| AT | | С | | DQm47 | | DQm45 | | WDQSm1_ | | DQm43 | | DQm41 | | ECCm3 | | С | | DQi47 | | DQi45 | | WDQSil_c | | DQi43 | | DQi41 | | ECCi3 |
| AU | M | | M | | М | | M | | M | | M | | M | | M | | М | | M | | M | | M | | M | | M | |
| AV | | D | | D | | D | | D | | D | | D | | D | | D | | D | | D | | D | | D | | D | | D |
| AW | С | | DBIm6 | | DQm54 | | DQm52 | | RDQSm1_t | | DQm50 | | DQm48 | | С | | DBIi6 | | DQi54 | | DQi52 | | RDQSil_t | | DQi50 | | DQi48 | |
| AY | | С | | DQm55 | | DQm53 | | RDQSm1_ | | DQm51 | | DQm49 | | SEVm2 | | С | | DQi55 | | DQi53 | | RDQSi1_c | | DQi51 | | DQi49 | | SEVi2 |
| BA | N | | N | | N | | N | | N | | N | | N | | N | | N | | N | | N | | N | | N | | N | |
| ВВ | | С | | DQm63 | | DQm61 | | RDm3 | | DQm59 | | DQm57 | | SEVm3 | | С | | DQi63 | | DQi61 | | RDi3 | | DQi59 | | DQi57 | | SEVi3 |
| вс | С | | DBIm7 | | DQm62 | | DQm60 | | DERRm1 | | DQm58 | | DQm56 | | С | | DBIi7 | | DQi62 | | DQi60 | | DERRil | | DQi58 | | DQi56 | |
| BD | | М | | М | | M | | M | | М | | M | | M | | М | | M | | M | | М | | M | | M | | M |

Table 102 — HBM3 Bump Map Footprint : Columns 91 to 118 (cont'd)

| | | | | | | | | | | | | F | P | I | | | | | (| (| , | | | | | | | |
|----|----|----|-------|-------|-------|-------|-------|----------|----------|-------|-------|-------|-------|-------|-----|-----|-------|-------|-------|-------|-------|----------|----------|-------|-------|-------|-------|-------|
| | 91 | 92 | 93 | 94 | 95 | 96 | 97 | 98 | 99 | 100 | 101 | 102 | 103 | 104 | 105 | 106 | 107 | 108 | 109 | 110 | 111 | 112 | 113 | 114 | 115 | 116 | 117 | 118 |
| BE | D | | D | | D | | D | | D | | D | | D | | D | | D | | D | | D | | D | | D | | D | |
| BF | | С | | DQu7 | | DQu5 | | RDn0 | | DQu3 | | DQul | | ECCn0 | | С | | DQj7 | | DQj5 | | RDj0 | | DQj3 | | DQj1 | | ECCj0 |
| BG | С | | DBIn0 | | DQn6 | | DQn4 | | DPARn0 | | DQn2 | | DQn0 | | С | | DBIj0 | | DQj6 | | DQj4 | | DPARj0 | | DQj2 | | DQj0 | |
| вн | | | | | | N | | N | | | | | | | | | | | | N | | | | | | N | | N |
| ВЈ | С | | DBInl | | DQu14 | | DQn12 | | WDQSn0_t | | DQn10 | | DQn8 | | С | | DBIj1 | | DQj14 | | DQj12 | | WDQSj0_t | | DQj10 | | DQj8 | |
| BK | | С | | DQn15 | | DQn13 | | WDQSn0_c | | DQn11 | | DQn9 | | ECCn1 | | С | | DQj15 | | DQj13 | | WDQSj0_c | | DQj11 | | DQj9 | | ECCj1 |
| BL | M | | M | | M | | M | | M | | M | | M | | M | | M | | M | | M | | M | | M | | M | |
| ВМ | | D | | D | | D | | D | | D | | D | | D | | D | | D | | D | | D | | D | | D | | D |
| BN | C | | DBIn2 | | DQn22 | | DQn20 | | RDQSn0_t | | DQu18 | | DQu16 | | С | | DBIj2 | | DQj22 | | DQj20 | | RDQSj0_t | | DQj18 | | DQj16 | |
| BP | | С | | DQn23 | | DQn21 | | RDQSn0_c | | DQn19 | | DQn17 | | SEVn0 | | С | | DQj23 | | DQj21 | | RDQSj0_c | | DQj19 | | DQj17 | | SEVj0 |
| BR | | | | | N | | N | | N | | | | N | | | | | | | | | | | | | | N | |
| BT | | С | | DQn31 | | DQn29 | | RDu1 | | DQn27 | | DQn25 | | SEVnl | | С | | DQj31 | | DQj29 | | RDj1 | | DQj27 | | DQj25 | | SEVj1 |
| BU | С | | DBIn3 | | DQu30 | | DQu28 | | DERRn0 | | DQu26 | | DQn24 | | С | | DBIj3 | | DQj30 | | DQj28 | | DERRj0 | | DQj26 | | DQj24 | |
| BV | | M | | M | | M | | M | | M | | M | | M | | M | | M | | M | | M | | M | | M | | M |
| BW | D | | D | | D | | D | | D | | D | | D | | D | | D | | D | | D | | D | | D | | D | |
| BY | | С | | ARFUn | | Cn7 | | Cn5 | | Cn4 | | Cn2 | | Cn0 | | С | | ARFUj | | Cj7 | | Cj5 | | Cj4 | | Cj2 | | Cj0 |
| CA | С | | RAn | | APARn | | Спб | | CKn_t | | Cn3 | | Cnl | | C | | RAj | | APARj | | Cj6 | | CKj_t | | Cj3 | | Cj1 | |
| СВ | | С | | Rn9 | | Rn7 | | CKn_c | | Rn4 | | Rn3 | | Rnl | | С | | Rj9 | | Rj7 | | CKj_c | | Rj4 | | Rj3 | | Rjl |
| СС | C | | AERRn | | Rn8 | | Rn6 | | Rn5 | | Rn0 | | Rn2 | | С | | AERRj | | Rj8 | | Rj6 | | Rj5 | | Rj0 | | Rj2 | |
| CD | | M | | M | | M | | M | | M | | M | | М | | M | | M | | M | | M | | M | | M | | M |
| CE | D | | D | | D | | D | | D | | D | | D | | D | | D | | D | | D | | D | | D | | D | |
| CF | | С | | DQn39 | | DQn37 | | RDu2 | | DQu35 | | DQu33 | | ECCn2 | | С | | DQj39 | | DQj37 | | RDj2 | | DQj35 | | DQj33 | | ECCj2 |
| CG | C | | DBIn4 | | DQu38 | | DQu36 | | DPARu1 | | DQu34 | | DQu32 | | С | | DBIj4 | | DQj38 | | DQj36 | | DPARj1 | | DQj34 | | DQj32 | |
| СН | | N | | N | | N | | N | | N | | N | | N | | N | | N | | N | | N | | N | | N | | N |
| CJ | С | | DBIn5 | | DQu46 | | DQn44 | | WDQSu1_t | | DQn42 | | DQn40 | | С | | DBIj5 | | DQj46 | | DQj44 | | WDQSj1_t | | DQj42 | | DQj40 | |
| CK | | С | | DQn47 | | DQn45 | | WDQSn1_c | | DQn43 | | DQn41 | | ECCn3 | | С | | DQj47 | | DQj45 | | WDQSj1_c | | DQj43 | | DQj41 | | ECCj3 |
| CL | M | | M | | M | | M | | M | | M | | M | | M | | M | | M | | M | | M | | M | | M | |
| СМ | | D | | D | | D | | D | | D | | D | | D | | D | | D | | D | | D | | D | | D | | D |
| CN | С | | DBIn6 | | DQn54 | | DQn52 | | RDQSn1_t | | DQn50 | | DQn48 | | С | | DBIj6 | | DQj54 | | DQj52 | | RDQSjl_t | | DQj50 | | DQj48 | |
| CP | | С | | DQn55 | | DQn53 | | RDQSn1_c | | DQn51 | | DQn49 | | SEVn2 | | С | | DQj55 | | DQj53 | | RDQSjl_c | | DQj51 | | DQj49 | | SEVj2 |
| CR | N | | N | | N | | N | | N | | N | | N | | N | | N | | N | | N | | N | | N | | N | |
| CT | | С | | DQn63 | | DQu61 | | RDu3 | | DQn59 | | DQn57 | | SEVn3 | | С | | DQj63 | | DQj61 | | RDj3 | | DQj59 | | DQj57 | | SEVj3 |
| CU | С | | DBIn7 | | DQu62 | | DQu60 | | DERRn1 | | DQu58 | | DQu56 | | С | | DBIj7 | | DQj62 | | DQj60 | | DERRj1 | | DQj58 | | DQj56 | |
| cv | | M | | М | | M | | M | | M | | М | | М | | M | | M | | М | | М | | М | | M | | М |

Table 102 — HBM3 Bump Map Footprint : Columns 91 to 118 (cont'd)

| | 91 | 92 | 93 | 94 | 95 | 96 | 97 | 98 | 99 | 100 | 101 | 102 | 103 | 104 | 105 | 106 | 107 | 108 | 109 | 110 | 111 | 112 | 113 | 114 | 115 | 116 | 117 | 118 |
|----|----|----|----|-------|----|---------|----|---------|----|------------------|-----|------------------|-----|------|-----|------|-----|------|-----|------|-----|------|-----|------|-----|------|-----|------|
| cw | D | | D | | D | | D | | D | | D | | D | | D | | D | | D | | D | | D | | D | | D | |
| CY | | С | | MRFU0 | | CATTRIP | | CATTRIP | | WSO ₀ | | WSO ₀ | | WSOm | | WSOm | | WSOk | | WSOk | | WSOi | | WSOi | | WSOg | | WSOg |
| DA | M | | M | | M | | M | | M | | M | | M | | M | | M | | M | | M | | M | | M | | M | |
| DB | | С | | MRFU1 | | TEMP1 | | TEMP0 | | WSOp | | WSOp | | WSOn | | WSOn | | WSOI | | WSOI | | WSOj | | WSOj | | WSOh | | WSOh |
| DC | D | | D | | D | | D | | D | | D | | D | | D | | D | | D | | D | | D | | D | | D | |

| | | | | | | | Tab | le 10 | <u>2 — I</u> | HBM | <u> 3 Bu</u> | mp N | 1ap F | 'ootp | rint : | Colu | ımns | 91 to | 118 | (cont | 'd) | | | | | | | |
|----|----|----|-------|-------------------|-------|-------|-------|----------|---------------------|-------|--------------|-------|-------------------|--------------------|--------|------|-------|--------|--------|--------|-------|----------|----------|--------|--------|-------------------|--------|---------------------|
| | 91 | 92 | 93 | 94 | 95 | 96 | 97 | 98 | 99 | 100 | 101 | 102 | 103 | 104 | 105 | 106 | 107 | 108 | 109 | 110 | 111 | 112 | 113 | 114 | 115 | 116 | 117 | 118 |
| DD | | M | | M | | M | | M | | M | | M | | M | | M | | M | | M | | M | | M | | M | | M |
| DE | С | | DBIo7 | | DQo62 | | DQo60 | | DERRo1 | | DQo58 | | DQo56 | | С | | DBIk7 | | DQk62 | | DQk60 | | DERRk1 | | DQk58 | | DQk56 | |
| DF | | С | | DQo63 | | DQo61 | | RDo3 | | DQo59 | | DQo57 | | SEVo3 | | С | | DQlt63 | | DQk61 | | RDk3 | | DQlt59 | | DQk57 | | SEVk3 |
| DG | N | | | | | | N | | N | | | | | | N | | | | N | | N | | | | | | N | |
| DH | | C | | DQo55 | | DQo53 | | RDQSo1_c | | DQo51 | | DQo49 | | SEVo2 | | С | | DQk55 | | DQk53 | | RDQSk1_c | | DQk51 | | DQk49 | | SEVk2 |
| DJ | С | | DBIo6 | | DQo54 | | DQo52 | | RDQSo1_t | | DQo50 | | DQo48 | | С | | DBIk6 | | DQlt54 | | DQk52 | | RDQSk1_t | | DQk50 | | DQk48 | |
| DK | | D | | D | | D | | D | | D | | D | | D | | D | | D | | D | | D | | D | | D | | D |
| DL | M | | M | | М | | M | | M | | M | | M | | М | | M | | M | | M | | M | | M | | M | |
| DM | | С | | DQo47 | | DQo45 | | WDQSo1_c | | DQo43 | | DQo41 | | ECCo3 | | С | | DQl:47 | | DQk45 | | WDQSk1_c | | DQl:43 | | DQk41 | | ECCl ₂ 3 |
| DN | С | | DBIo5 | | DQo46 | | DQo44 | | WDQSo1_t | | DQo42 | | DQo40 | | С | | DBIk5 | | DQl:46 | | DQk44 | | WDQSk1_t | | DQk42 | | DQk40 | |
| DP | | N | | N | | N | | N | | N | | N | | N | | N | | N | | N | | N | | N | | N | | N |
| DR | С | | DBIo4 | | DQo38 | | DQo36 | | DPAR01 | | DQo34 | | DQo32 | | С | | DBIk4 | | DQl:38 | | DQk36 | | DPARk1 | | DQl:34 | | DQlt32 | |
| DT | | С | | DQo39 | | DQo37 | | RDo2 | | DQo35 | | DQo33 | | ECCo2 | | С | | DQl:39 | | DQl:37 | | RDk2 | | DQl:35 | | DQk33 | | ECCk2 |
| DU | D | | D | | D | | D | | D | | D | | D | | D | | D | | D | | D | | D | | D | | D | |
| DV | | M | | M | | M | | M | | M | | M | | M | | M | | M | | M | | M | | M | | M | | M |
| DW | С | | AERR0 | | Ro8 | | Rof | | Ro5 | | Ro0 | | Ro2 | | C | | AERRk | | Rk8 | | Rk6 | | Rk5 | | Rk0 | | Rk2 | |
| DY | | С | | Ro9 | | Ro7 | | CKo_c | | Ro4 | | Ro3 | | Rol | | С | | Rk9 | | Rk7 | | CKk_c | | Rk4 | | Rk3 | | Rkl |
| EA | С | | RAo | | APARo | | Co6 | | CKo_t | | Co3 | | Col | | С | | RAk | | APARk | | Ck6 | | CKk_t | | Cla | | Ckl | |
| EB | | С | | ARFU ₀ | | Co7 | | Co5 | | Co4 | | Co2 | A 6 | Col | | С | | ARFUk | | Ck7 | | Ck5 | | Ck4 | | Cl ₂ 2 | | Ck0 |
| EC | D | | D | | D | | D | | D | | D | | D | | D | | D | | D | | D | | D | | D | | D | |
| ED | | M | | M | | M | | M | | M | | M | | M | | M | | M | | M | | M | | M | | M | | M |
| EE | С | | DBIo3 | | DQo30 | | DQo28 | | DERRo0 | | DQo26 | | DQ024 | | С | | DBIk3 | | DQl:30 | | DQk28 | | DERRk0 | | DQk26 | | DQk24 | |
| EF | | С | | DQo31 | | DQ029 | | RD01 | | DQo27 | | DQo25 | | SEVo1 | | С | | DQl:31 | | DQk29 | | RDk1 | | DQl:27 | | DQk25 | | SEVk1 |
| EG | N | | N | | N | | N | | N | | N | | N | | N | | N | | N | | N | | N | | N | | N | |
| EH | | С | | DQo23 | | DQo21 | | RDQSo0_c | | DQ019 | | DQo17 | | SEV ₀ 0 | | С | | DQl:23 | | DQl:21 | | RDQSk0_c | | DQk19 | | DQk17 | | SEVk0 |
| EJ | С | | DBIo2 | | DQo22 | | DQo20 | | RDQSo0_t | | DQo18 | | DQo16 | | С | | DBIk2 | | DQI:22 | | DQk20 | | RDQSk0_t | _ | DQk18 | | DQk16 | |
| EK | | D | | D | | D | | D | | D | | D | | D | | D | | D | | D | | D | | D | | D | | D |
| EL | М | | M | | М | | M | | M | | M | | M | | М | | M | | M | | M | | M | | M | | M | |
| EM | | С | | DQo15 | | DQo13 | | WDQSo0_c | | DQ011 | | DQo9 | | ECCo1 | | С | | DQk15 | | DQk13 | | WDQSk0_c | | DQk11 | | DQlt9 | | ECCkl |
| EN | С | | DBIo1 | | DQo14 | | DQo12 | | WDQSo0_t | | DQo10 | | DQ08 | | С | | DBIkl | | DQk14 | | DQk12 | | WDQSk0_t | | DQk10 | | DQlt8 | |
| EP | | N | | N | | N | | N | | N | | N | | N | | N | | N | | N | | N | | N | | N | | N |
| ER | С | | DBIo0 | | DQo6 | | DQ04 | | DPAR ₀ 0 | | DQo2 | | DQ ₀ 0 | | С | | DBIk0 | | DQk6 | | DQk4 | | DPARk0 | | DQk2 | | DQk0 | |
| ET | | С | | DQo7 | | DQ05 | | RDo0 | | DQ03 | | DQ01 | | ECCo0 | | С | | DQl:7 | | DQlt5 | | RDk0 | | DQk3 | | DQlt1 | | ECCk0 |
| EU | D | | D | | D | | D | | D | | D | | D | | D | | D | | D | | D | | D | | D | | D | |

Table 102 — HBM3 Bump Map Footprint: Columns 91 to 118 (cont'd) 94 95 96 112 113 114 115 117 92 93 116 118 С C DBIp7 DQp62 DQp60 DERRp1 DQp58 DQp56 DBII7 DQ162 DQ160 DQ158 DQ156 C DQp63 DQp61 RDp3 DQp59 DQp57 SEVp3 C DQ163 DQ161 RDI3 DQ159 DQ157 SEV13 C DQp55 DQp53 RDQSp1_ DQp51 DQp49 SEVp2 DQ155 RDQS11_c DQ149 DQ153 RDQSp1_t C DBIp6 DQp54 DQp52 DQp50 DQp48 DBI16 DQ154 DQ152 RDQS11_t DQ150 DQ148 D D D D D D м M M M M M M M M M M M M M DQ147 WDQS11_c DQ143 DQp47 DQp45 WDQSp1_0 DQp43 DQp41 ECCp3 DQ145 DQ141 С C DQp46 DQp42 DQp40 DBIp5 DQp44 WDQSp1_ DBII5 DQ146 DQ144 WDQS11_t DQ142 DQ140 С C DQp38 DQp36 DPARp1 DQp34 DQp32 DBI14 DPAR11 DQ132 DBIp4 DQ138 DQ136 DQ134 DQp37 ECCp2 C C DQp39 RDp2 DQp35 DQp33 DQ139 DQ137 RD12 DQ135 DQ133 ECC12 D D M Ç C AERRp Rp8 Rp6 Rp5 Rp0 Rp2 AERRI R18 R16 R10 R12 Rp7 CKp_c Rp4 Rp1 R17 CK1_c R14 RI3 RII c C RAp APARp Срб CKp_t Cp3 Cpl RAI APARI C16 CKl_t C13 C11 ARFUp Cp5 Cp4 Cp0 C ARFUI C12 D D D D D D D D D M M M M M M M M M C C DBIp3 DQp30 DQp28 DERRp0 DQp26 DQp24 DBI13 DQ130 DQ128 DERR10 DQ126 DQ124 C DQp31 DQp29 RDp1 DQp27 DQp25 SEVp1 C DQ131 DQ129 RDI1 DQ127 DQ125 SEV11 DQp23 DQp21 RDQSp0_ DQp19 DQp17 SEVp0 C DQ123 RDQS10_c DQ119 DQ117 DQ121 C DBIp2 DQp22 DQp20 RDQSp0_t DQp18 DQp16 DBI12 DQ122 DQ120 RDQS10_t DQ118 DQ116 D D D D D D D D D D D M M M M M M M M M M M M M M DQp13 WDQS10_c ECC11 C DBIp1 DQp14 DQp12 WDQSp0_t DQp10 DQp8 C DBI11 DQ114 WDQS10_t DQ18 DQ112 DQ110 DBIp0 DQp6 DQp4 DPARp0 DQp2 DQp0 C DBI10 C DQ14 DPAR10 DQ12 DQ10 DQ16 DQp7 DQp5 RDp0 DQp3 DQp1 ECCp0 DQ17 DQ15 RD10 DQ13 DQ11 ECC10 C D D D

Table 102 — HBM3 Bump Map Footprint : Columns 91 to 118 (cont'd)

| | 91 | 92 | 93 | 94 | 95 | 96 | 97 | 98 | 99 | 100 | 101 | 102 | 103 | 104 | 105 | 106 | 107 | 108 | 109 | 110 | 111 | 112 | 113 | 114 | 115 | 116 | 117 | 118 |
|----|----|----|----|----|----|----|----|----|----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| GM | | M | | M | | M | | M | | M | | M | | M | | M | | M | | M | | M | | М | | M | | M |
| GN | С | | С | | С | | С | | С | | С | | С | | C | | С | | С | | С | | С | | С | | С | |
| GP | | N | | | | | | N | | N | | | | | | | | | | | | | | | | | | N |
| GR | С | | С | | С | | С | | С | | С | | С | | С | | C | | С | | C | | С | | С | | C | |
| GT | | D | | E | | С | | D | | E | | С | | D | | E | | С | | D | | E | | С | | D | | E |
| GU | D | | С | | E | | D | | С | | E | | D | | С | | E | | D | | С | | E | | D | | С | |
| GV | | D | | E | | С | | D | | E | | С | | D | | E | | С | | D | | E | | С | | D | | E |
| GW | D | | С | | E | | D | | С | | E | | D | | С | | E | | D | | С | | E | | D | | С | |
| GY | | D | | E | | С | | D | | E | | С | | D | | E | | С | | D | | E | | С | | D | | E |
| HA | D | | С | | E | | D | | С | | E | | D | | C | | E | | D | | С | | E | | D | | С | |

Table 103 — HBM3 Bump Map Footprint : Columns 119 to 148

| | 119 | 120 | 121 | 122 | 123 | 124 | 125 | 126 | 127 | 128 | 129 | 130 | 131 | 132 | 133 | 134 | 135 | 136 | 137 | 138 | 139 | 140 | 141 | 142 | 143 | 144 | 145 | 146 | 147 | 148 |
|---|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| A | E | | D | | С | | E | | D | | С | | E | | D | | С | | E | | D | | С | | E | | D | | В | |
| В | | С | | D | | E | | С | | D | | E | | С | | D | | E | | С | | D | | E | | С | | D | | В |
| С | E | | D | | С | | E | | D | | С | | E | | D | | С | | E | | D | | С | | E | | D | | В | |
| D | | c | | D | | E | | С | | D | | E | | С | | D | | E | | С | | D | | E | | C | | D | | В |
| E | E | | D | | С | | E | | D | | С | | E | | D | | С | | E | | D | | С | | E | | D | | В | |
| F | | С | | D | | E | | С | | D | | E | | С | | D | | E | | С | | D | | E | | С | | D | | В |
| G | С | | С | | С | | С | | С | | С | | С | | С | | С | | С | | С | | С | | С | | С | | В | |
| H | | | | | | | | | | | | | | N | | N | | N | | N | | | | | | | | | | В |
| J | С | | С | | С | | С | | С | | С | | С | | С | | С | | C | | С | | С | | С | | С | | В | |
| K | | М | | М | | M | | M | | M | | M | | M | | M | | M | | M | | M | | M | | M | | M | | В |

Table 103 — HBM3 Bump Map Footprint: Columns 119 to 148 (cont'd) 123 124 126 131 141 142 143 144 145 146 147 121 122 148 D D D D D В D D D D D D D D DQe7 DQe5 RDe0 DQe3 DQel ECCe0 C DQa7 DQa5 RDa0 DQa3 DQal ECCa0 В C DQa2 DPARe0 DQe0 DBIa0 DQa6 DQa4 DPARa0 DQa0 В C DBIe0 DQe6 DQe4 DQe2 В C DBIel DQe14 DQe12 WDQSe0_t DQe10 DQe8 DBIal DQa14 DQa12 WDQSa0_t DQa10 DQa8 В DQe15 DQe13 WDQSe0_c DQe11 C DQa15 DQa13 WDQSa0_c DQall DQa9 В M M D D D В C DBIe2 DQe22 DQe20 RDQSe0_t DQe18 DQe16 DBIa2 DQa22 DQa20 RDQSa0_t DQa18 DQa16 C C DQe23 DQe19 SEVe0 DQa23 DQa21 RDQSa0_c DQa19 DQa17 SEVa0 В DQe21 RDQSe0_c DQe17 DQe31 DQe29 RDel DQe27 DQe25 SEVel DQa31 DQa29 RDa1 DQa27 DQa25 SEVa1 В DQe30 DBIa3 DQa30 DQa28 DERRa0 DQa26 DQa24 В D D D D D D D Ce4 ARFUa Ca7 C ARFUe Ca5 Ca4 Ca2 Ca0 В RAa APARa Ca6 CKa_t Ca3 Cal В C RAe APARe CKe_t C CKe_c Ra9 Ra7 CKa_c Ra4 Ra3 Ral В AERRe Re8 AERRa Ra8 Ra6 Ra5 Ra0 Ra2 Re0 В D D D В C DQe39 DQe37 RDe2 DQe35 DQe33 ECCe2 C DQa39 DOa37 RDa2 DOa35 DQa33 ECCa2 DBIe4 DQe38 DQe36 DPARel DQe34 DQe32 DBIa4 DQa38 DQa36 DPARa1 DQa34 DQa32 C В WDQSal_t DQa42 C DBIe5 DQe46 DQe44 WDQSel_t DQe42 DQe40 DBIa5 DQa46 DQa44 DQa40 DQe47 DQe45 WDQSel_c DQe43 DQe41 DQa47 DQa45 WDQSal_c DQa43 DQa41 ECCa3 В D D D D D В DBIe6 DQe54 DQe52 RDQSel_t DQe50 DQe48 DBIa6 DQa54 DQa52 RDQSal_t DQa50 DQa48 C DQa51 DQa49 C DQe55 DQe53 RDQSel_c DQe51 DQe49 SEVe2 DQa55 DQa53 RDQSal_c SEVa2 В В SEVe3 C В C DQe63 DQe61 RDe3 DQe59 DQe57 DQa63 DQa61 RDa3 DQa59 DQa57 SEVa3 DQe62 DQe58 DBIa7 DQa62 DQa60 DERRal DQa58 DQa56 В

В

Table 103 — HBM3 Bump Map Footprint: Columns 119 to 148 (cont'd) 122 124 142 144 146 147 120 121 123 143 145 119 D D D D D D D D D D C DQf7 DQf5 RDf0 DQf3 DQfl ECCf0 C DQb7 DQb5 RDb0 DQb3 DQb1 ЕССЪ0 В DBIf0 DQf6 DQf4 DPARf0 DQf2 DQf0 C DBIb0 DQb4 DPARb0 В DQb6 DQb2 DQb0 C В DQf14 DQb12 WDQSb0_t DQb10 В WDQSf0_f DQf10 DQf15 DQf13 DQf11 DQf9 ECCfl C В WDQSf0_c DQb15 DQb13 WDQSb0_ DQb11 DQb9 ЕССЪ1 D D D D D D D D D D В D D D DBIf2 DQf22 DQf20 RDQSf0_t DQf18 DQf16 C DBIb2 DQb20 DQb18 DQb16 В DQb22 RDQSb0_t DQb21 DQb19 В DQf23 DQf21 RDQSf0_c DQf19 DQf17 SEVf0 RDQSb0_ DQb17 C DQf31 DQf29 RDfl DQf27 DQf25 SEVfl C DQb29 DQb27 DQb25 В DBIf3 DQf30 DQf28 DERRf0 DQf26 DQf24 C DBIb3 DQb30 DQb28 DERRb0 DQb26 DQb24 В В D В D D D D D D D D D D D D D E В Cf5 Cf0 ARFUb C RAf APARf Cf6 CKf_t Cf3 Cfl C APARb CKb_t Съз Rf7 CKf_c Rf4 Rf3 Rb9 Rb7 CKb_c Rb3 В Rf9 Rfl C Rf6 Rf5 Rb6 Rb0 В C AERRf Rf0 Rf2 AERRb Rb8 Rb5 В M M M M M M M D D D D D D D D D D C ЕССЪ2 В DQf39 DQf37 RDf2 DQf35 ECCf2 DQb37 RDb2 DQb35 DQb33 DQf33 DQf38 DPARf1 DQf34 DQf32 С DPARb1 В DBIf4 DQf36 DBIb4 DQb38 DQb36 DQb34 DQb32 В C DBIf5 DQf46 DQf44 WDQSfl_t DQf42 DQf40 C DBIb5 DQb46 DQb44 WDQSb1_t DQb42 DQb40 C DQf47 DQf45 WDQSfl_c DQf43 DQf41 ECCf3 C DQb47 DQb45 WDQSb1_ DQb43 DQb41 ЕССЪ3 В В В DBIf6 DQf54 DQf52 RDQSf1 t DQf50 DQf48 C DBIb6 DQb52 RDQSb1_f DQb50 В C DQb54 DQb48 C DQf55 DQf53 RDQSfl_c DQf51 DQf49 DQb55 DQb53 RDQSb1_ DQb51 DQb49 В В DQf63 DQf61 RDf3 DQf59 DQf57 SEVf3 DQb63 DQb61 DQb59 DQb57 В DQf62 DQf60 DQf58 DQf56 DQb62 DQb60 DERRb1 DQb58 DQb56

Table 103 — HBM3 Bump Map Footprint : Columns 119 to 148 (cont'd)

| | | | | | | | | | | | | | _ | | | | | | | | , | | | | | | | | | |
|----|-----|------|-----|------|-----|------|-----|------|-----|------|-----|------|-----|---------------|-----|---------------|-----|---------------|-----|---------------|-----|---------|-----|-------------|-----|---------|-----|---------|-----|-----|
| | 119 | 120 | 121 | 122 | 123 | 124 | 125 | 126 | 127 | 128 | 129 | 130 | 131 | 132 | 133 | 134 | 135 | 136 | 137 | 138 | 139 | 140 | 141 | 142 | 143 | 144 | 145 | 146 | 147 | 148 |
| cw | D | | D | | D | | D | | D | | D | | D | | D | | D | | D | | D | | D | | D | | D | | В | |
| CY | | WSOe | | WSOe | | WSOc | | WSOc | | WSOa | | WSOa | | WSI | | WSI | | CAPTURE WR | | CAPTURE WR | | WRCK | | WRCK | | RESET_n | | RESET_n | | В |
| DA | M | | М | | M | | M | | M | | M | | M | | М | | M | | M | | M | | М | | М | | M | | В | |
| DB | | WSOf | | WSOf | | WSOd | | WSOd | | WSOb | | WSOb | | SELECT WIR | | SELECT WIR | | UPDATE WR | | UPDATE WR | | SHIFTWR | | SHIFT WR | | WRST_n | | WRST_n | | В |
| DC | D | | D | | D | | D | | D | | D | | D | | D | | D | | D | | D | | D | | D | | D | | В | |



Table 103 — HBM3 Bump Map Footprint: Columns 119 to 148 (cont'd) 121 122 123 124 125 126 128 134 142 143 144 145 147 119 120 В DERRgl DQg58 DQg56 DBIc7 DQc62 DQc60 DERRc1 DQc58 DQc56 В С DQc63 RDc3 DQc57 SEVc3 DQg61 RDg3 DQg59 DQg57 SEVg3 DQc61 DQc59 В C DQg63 RDQSgl_c DQg51 SEVg2 C DQc53 RDQSc1_c DQc51 DQc49 SEVc2 DQc55 DBIc6 DQc54 DQc52 RDQSc1_t DQc50 DQc48 В DBIg6 DQg54 DQg52 RDQSg1_t DQg50 DQg48 D D D D D D В В M M M M M M M DQg43 DQg41 DQc47 DQc45 WDQSc1_c DQc43 DQc41 В DBIg5 WDQSg1_ DQg42 DQg40 DBIc5 DQc46 DQc44 WDQSc1_t DQc42 DQc40 В DPARg1 DQg34 DPARcl DQc34 DQc32 В DQg36 DBIc4 DQc38 DQc36 C С DQc39 DQc37 RDc2 DQc35 DQc33 ECCc2 В C DQg39 DQg37 RDg2 DQg35 DQg33 ECCg2 D D D D В В AERRg Rg5 Rg0 Rg2 AERRo Rc8 Rc6 Rc5 Rc0 Rc2 В c Rc9 Rc7 CKc_c Rc4 Rc3 В В C RAg APARg Cg6 CKg_t Cg3 Cgl C RAc APARc Cc6 CKc_t Cc3 Ccl Cg4 Cc7 Cc5 Cc0 ARFUg ARFUc Cc4 Cc2 В D D D D В D M C DERRg0 DBIc3 DQc30 DQc28 DERRc0 DQc26 DQc24 В DQg31 DQg29 RDgl DQg27 DQg25 SEVg1 C DQc31 DQc29 RDc1 DQc27 DQc25 SEVc1 В В C DQg23 DQg21 RDQSg0_c DQg19 DQg17 SEVg0 C DQc23 DQc21 RDQSc0_c DQc19 DQc17 SEVc0 В C DQc22 RDQSc0_t DQc16 DBIg2 DQg22 DQg20 RDQSg0_t DQg18 DQg16 DBIc2 DQc20 DQc18 В D D D D D D D D D D В M M M M DQg11 DQg9 DQc15 DQc11 DQc9 ECCc1 C DQc13 WDQSc0_c В DBIgl DQg12 WDQSg0_t DQg10 DQg8 DBIcl DQc14 DQc12 WDQSc0_t DQc10 DQc8 В В DQg4 DPARg0 DQg2 DQg0 DBIc0 DQc6 DQc4 DPARc0 DQc2 DQc0 В DQg6 C DQg5 RDg0 DQg3 DQgl ECCg0 DQc7 DQc3 DQc1 ECCc0 DQg7 C DQc5 RDc0 В

D

D

D

D

D

D

D

Table 103 — HBM3 Bump Map Footprint: Columns 119 to 148 (cont'd) 122 123 124 125 126 128 130 131 132 133 134 142 144 145 146 147 121 143 120 В DBIh7 DQh62 DQh60 DERR_b1 DQh58 DQh56 C DBId7 DQd62 DQd60 DERRd1 DQd58 DQd56 C. C DQh61 RDh3 DQh59 DQh57 SEVh3 DQd63 DQd61 RDd3 DQd59 DQd57 SEVd3 В DQh63 DQh55 DQh53 RDQSh1_c DQh51 DQh49 SEVh2 DQd55 DQd53 RDQSd1_ DQd51 В DQh50 DQb48 DBId6 DQd54 DQd52 RDQSd1_t DQd50 DQd48 D D D M M C C DQh47 DQh45 VDQSh1_0 DQh43 DQb41 DQd47 DQd45 WDQSd1_ DQd43 DBIh5 DQh46 DQb44 WDQSh1_t DQh42 DQh40 C DBId5 DQd46 DQd44 WDQSd1_ DQd42 DQd40 В C В DQh38 DQh36 DPARd1 DQd32 DBId4 DQd38 DQh39 DQh37 RDb2 DQh35 DQh33 ECCh2 DQd39 DQd37 RDd2 DQd35 DQd33 ECCd2 D D D D D D M M M M M M M AERRh Rh8 Rh5 Rh0 Rh2 C Rh6 C AERRd Rd8 Rd6 Rd5 Rd0 Rd2 В Rh9 Rh7 CKh_c Rh4 Rh3 Rhl Rd9 Rd7 CKd_c Rd4 Rd3 Rdl В APARh Ch6 CKh_t Ch3 Chl APARd С ARFUd C ARFUh Ch7 Ch5 Ch4 Ch2 Ch0 Cd7 Cd5 Cd4 D D D D D D D D D D D DBIh3 DQh28 DERRh0 C C DQh30 DQh26 DQb24 DBId3 DQd30 DQd28 DERRd0 DQd24 В DQd26 DQb29 RDh1 DQh27 DQh25 SEVh1 C DQd31 DQd29 RDd1 DQd27 DQd25 SEVd1 C DQh31 В DQh19 SEVh0 RDQSd0 DQd23 C DBIh2 DQh22 DQh20 RDQSh0_f DQh18 DQb16 DBId2 DQd22 DQd20 RDQSd0_f DQd18 DQd16 D D D D D D D D D D D D В M DQh15 DQh13 WDQSh0_c DQh11 DQh9 ECCh1 C WDQSd0_ ECCd1 В DQd15 DQd13 DQd11 DQd9 С DQd14 DQd12 C DBIh1 DQh14 DQh12 WDQSh0_t DQh10 DQh8 DBId1 WDQSd0_t DQd10 DQd8 DBIh0 DQh6 DQh4 DPARh0 DQh2 DQh0 DBId0 DQd6 DQd4 DPARd0 DQb1 C DQd7 DQd5 RDd0 DQd3 DQd1 ECCd0 В C DQh7 DQh5 RDh0 DQh3 ECCh0

| Table 103 — | HBM3 Bum | р Мар | Footprint | : Columns | 119 to | 148 (cont'd) |
|--------------------|-----------------|-------|------------------|-----------|--------|--------------|
| | | | | | | |

| | | | | | | | | | | | | | | | | | | | | | _ \ | | | | | | | | | |
|----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| | 119 | 120 | 121 | 122 | 123 | 124 | 125 | 126 | 127 | 128 | 129 | 130 | 131 | 132 | 133 | 134 | 135 | 136 | 137 | 138 | 139 | 140 | 141 | 142 | 143 | 144 | 145 | 146 | 147 | 148 |
| GM | | M | | М | | M | | М | | М | | M | | М | | М | | М | | М | | M | | М | | M | | М | | В |
| GN | С | | С | | С | | С | | С | | С | | С | | С | | С | | С | | С | | С | | С | | С | | В | |
| GP | | | | | | | | N | | N | | N | | | | N | | | | N | | | | | | | | | | В |
| GR | С | | С | | С | | С | | С | | С | | С | | С | | С | | С | | С | | C | | С | | С | | В | |
| GT | | С | | D | | E | | С | | D | | E | | С | | D | | E | | С | | D | | E | | С | | D | | В |
| GU | E | | D | | С | | E | | D | | С | | E | | D | | С | | E | | D | | C | | E | | D | | В | |
| GV | | С | | D | | E | | С | | D | | E | | С | | D | | E | | С | | D | | E | | С | | D | | В |
| GW | E | | D | | С | | E | | D | | C | | E | | D | | С | | E | | D | | С | | E | | D | | В | |
| GY | | С | | D | | E | | С | | D | | E | | С | | D | | E | | С | | D | | E | | С | | D | | В |
| HA | E | | D | | С | | E | | D | | С | | E | | D | | С | | E | | D | | С | | E | | D | | В | |

12 HBM DRAM Assembly

The HBM3 DRAM assembly is not defined by this standard. The shape and materials of the die to die interfaces between the die in the HBM3 DRAM are not defined in this standard and the shape (annular, cone, cylinder, etc.) and materials (Cu, W) are not defined or restricted in this standard. However, these interfaces must fit within the electrical requirements of the channel interface.

13 Test and Boundary Scan

HBM3 DRAMs provide two separate test interfaces as described below:

- a direct access(DA) test port intended for the vendor to access the HBM3 device independent of the host:
- an IEEE 1500 Standard test port, to be controlled by the host.

13.1 Direct Access (DA) Test Port

A direct access (DA) test port is available via DA[39:0] for vendor specific test implementations. Two microbumps are associated with each DA pin. A depopulated area for probing is located close to the DA port region in columns 21 to 36 of the HBM3 bump matrix (see HBM3 Ballout).

Access to the DA test port is controlled via pin DA0. When DA0 = LOW, DA[39:1] drivers are in Hi-Z and input receivers are disabled allowing the bus to float. When DA0 = HIGH, DA[39:1] are enabled for vendor specific test features and the IEEE 1500 port is disabled. CATTRIP and TEMP[1:0] outputs remain active but their state may not be valid and shall be ignored. The DA0 input is equipped with an internal pull-down resistor which ensures that DA0 is held LOW and the test port remains inactive even if the pin is left floating.

The DA test port may be enabled at any time after the power ramp has been completed and all supply voltages are within their defined ranges ($t_{\rm INIT0}$), and after waiting for at least $t_{\rm INIT1}$ time. The level of the RESET n pin shall be irrelevant for DA test port enabling.

The DA test port may be disabled at any time by pulling DA0 to LOW. The HBM3 DRAM may then resume normal operation after performing a device initialization as described in the Initialization Sequence with Stable Power clause.

18 DA pins are designated to connect point-to-point to each HBM3 DRAM. 22 pins are designated to connect in parallel to up to four HBM3 DRAM devices on a multi drop bus as shown in Figure 94. The function of each of these pins is vendor specific. Table 104 defines which DA pins are allocated for point-to-point and for multi drop.

Table 104 — Direct Access (DA) Pin Allocation

| Pin Group | DA Pin List | Pin Count |
|----------------|-------------|-----------|
| Point to Point | DA[17:0] | 18 |
| Multi Drop | DA[39:18] | 22 |

13.1 Direct Access (DA) Test Port (cont'd)




Figure 94 — DA Port Connection Diagram For Multiple HBM3 DRAM Devices

13.1.1 DA Test Port Lockout

The DA test port can be disabled (locked) by setting MR8 OP0 bit to 1. The bit is defined for channels a or e only. Once the bit is set to 1, the DA test port will remain disabled unless power is removed from the HBM3 DRAM. Any chip reset through pulling RESET_n LOW or via IEEE1500 HBM_RESET instruction, or writing a 0 via an MRS command or IEEE1500 instruction MODE_REGISTER_DUMP_SET will not clear the locked state.

13.2 IEEE Standard 1500

The IEEE Standard 1500 compliant test access port provides a direct test connection between a host and the HBM3 DRAM. The HBM3 DRAM's test port extends the standard specification and replicates the WSO output per channel. This allows some instructions to be executed in parallel across channels, and eliminates the need for cross-channel arbitration for WSO.

IEEE 1500 operations may be asserted at any time after device initialization and during normal memory operation including when the HBM3 DRAM is in power-down or self refresh mode. See clause Interaction with Mission Mode Operation for how the various instructions interact with normal operation, and requirements for returning to normal operation. See also clause Initialization Sequence For Use Of IEEE1500 Instruction Including Lane Repairs for a subset of operations that are allowed before the device initialization has been completed.

Please refer to ieee.org for more details about the IEEE1500 standard

13.2.1 Interaction Between DA Test Port and IEEE1500 Test Access Port

DA0 = LOW selects the IEEE1500 test access port and DA0 = HIGH selects the DA test port. It is possible to operate the HBM3 DRAM without using the test ports. In this case the internal pull-down resistor on DA0 or pulling DA0 LOW in the system will keep the DA test port disabled, and pulling WRST_n LOW in the system will keep the IEEE1500 test port disabled.

13.2.1 Interaction Between DA Test Port and IEEE1500 Test Access Port (cont'd)

Table 105 summarizes the status of the test access port signals.

Table 105 — Test Access Port Signal Status

| | Table 105 Test Access Fore Signal Status | | | | | |
|------------|--|------------------------------------|--------|------------------------------|--|--|
| WRST_n | DA0, MR8 OP0 | Signal Name | Type | Status | | |
| | | | | | | |
| LOW | DA0 = LOW or MR8 OP0 = 1 | Other IEEE1500 inputs ¹ | Input | X (Don't Care) | | |
| | | WSO | Output | V (Valid) ² | | |
| | | DA[39:1] | I/O | X (Don't Care) | | |
| HIGH | DA0 = LOW or MR8 OP0 = 1 | Other IEEE1500 inputs ¹ | Input | Active | | |
| | | WSO | Output | V (Valid) ² | | |
| | | DA[39:1] | I/O | X (Don't Care) | | |
| Don't Care | DA0 = HIGH and MR8 OP0 = 0 | Other IEEE1500 inputs ¹ | Input | X (Don't Care) | | |
| | | WSO | Output | V (Valid) ² | | |
| | | DA[39:1] | I/O | Vendor specific ³ | | |

NOTE 1 WRCK, SelectWIR, ShiftWR, CaptureWR, UpdateWR, WSI.

NOTE 2 V = Valid Signal (either HIGH or LOW, but not floating).

NOTE 3 Please refer to vendor's datasheet.

13.2.2 IEEE1500 Test Access Port I/O Signals

Table 106 — IEEE1500 Test Port Signal List and Description

| Symbol | Type | Description |
|-----------|--------|---|
| WRCK | Input | Dedicated clock used to operate IEEE Std 1500 functions. |
| WRST_n | Input | When pulled LOW, WRST_n asynchronously puts the IEEE1500 test port into its normal system mode. No WRCK clocks are required when WRST_n is LOW. See WDR Reset State |
| WSI | Input | IEEE1500 test port serial input |
| SelectWIR | Input | SelectWIR determines whether the instruction register (WIR) or a wrapper data register is being accessed. |
| CaptureWR | Input | Controls a Capture operation in the selected wrapper register (WR) |
| ShiftWR | Input | Controls a Shift operation in the selected wrapper register (WR) |
| UpdateWR | Input | Controls an Update operation in the selected wrapper register (WR) |
| WSO[a:p] | Output | IEEE1500 test port per-channel serial output |

13.2.3 IEEE1500 Test Access Port Functional Description

Figure 95 shows the HBM3 DRAM's IEEE1500 compliant architecture that uses an asymmetrical WSP (Wrapper Serial Port) with a single WSI and sixteen per channel WSOs. The standard compliant register stack is shown in the figure, including the Wrapper Bypass Register (WBY), Wrapper Boundary Register (WBR), and Wrapper Data Registers (WDR). The C, S and U notation for the registers refer to Capture, Shift and Update respectively, and indicate for each of the registers which functions are supported by that register. For example, the WBY only provides a Shift stage, whereas the WDRs provide Shift/Capture and Update stages.

13.2.3 IEEE1500 Test Access Port Functional Description (cont'd)




Figure 95 — IEEE Std. 1500 Logic Diagram

The WSO[a:p] output drivers are permanently enabled, with their drive state being LOW, HIGH, or undefined based on the current instruction loaded into the WIR. For example, if BYPASS is the current instruction, then WSO output data is defined only after one or more WRCK clock cycles have been applied. A WSO output will drive a LOW when a channel is disabled via the CHANNEL_DISABLE instruction or marked as "not present / not working" in the DEVICE ID WDR.

The Wrapper Instruction Register (WIR) logic is included in Figure 95, and Figure 96 shows further details of the WIR implementation. The WIR and instruction opcodes are described in clause IEEE1500 Test Access Port Instruction Register, and the instructions supported by the HBM3 DRAM in clause Test Instructions. The five channel select bits of the WIR shift stage in Figure 96 are decoded to generate the CHSelect[a:p] outputs which control the per channel operation of the instructions. When a channel is not selected for an active instruction, then the CaptureWDR[a:p], ShiftWDR[a:p] and UpdateWDR[a:p] enables of the WSP are gated off. This will disable the WDRs of unselected channels for the decoded instruction. This gating is shown by the logic AND gates at the output of the de-multiplexer in Figure 95.




Figure 96 — WIR Channel Select Logic Diagram

13.2.3 IEEE1500 Test Access Port Functional Description (cont'd)

HBM3 DRAMs are allowed to support less than 16 channels. The availability of each channel is coded in the DEVICE ID WDR bits [23:8]. Unavailable channels do not respond to IEEE1500 instructions.

Figure 97 illustrates an IEEE1500 port operation sequence with a minimum number of WRCK cycles:

- Signal SelectWIR is set at clock edge T0. Control signals CaptureWR, ShiftWR and UpdateWR are all inactive as they are not allowed to change coincident with SelectWIR. SelectWIR must be kept stable until after completion of the complete sequence which spans until clock edge T4.
- A WDR capture operation is performed at clock edge T1 with CaptureWR sampled High at T1.
- A single WDR shift operation is performed at clock edge T2 with ShiftWR sampled High at T2.
- A WDR update operation is performed at clock edge T3b with UpdateWR sampled High at T3b. Please note that the update operation occurs on the falling WRCK clock edge.
- For some IEEE1500 port instructions a capture, shift or update event may not be specified; please refer to the description of each instruction for details.




Figure 97 — IEEE1500 Port Operation

13.3 Wrapper Data Register (WDR) Types

13.3.1 Read Only (R) Wrapper Data Registers

WDR bit fields that are specified as read-only capture data into the shift stage register when a CaptureWR event is performed. The read-only WDRs keep their state during an UpdateWR event and do not have an update stage register. Read-only WDRs shift out their content during a ShiftWR event. Data shifted into WSI during the ShiftWR event is ignored.

13.3.2 Write Only (W) Wrapper Data Registers

WDR bit fields that are specified as write-only copy all data bits into the update stage register when an UpdateWR event is performed. When a write-only WDR is connected between WSI and WSO, any CaptureWR event has no effect on the WDR. Write-only WDRs shift out their content during the ShiftWR event.

13.3.3 Read and Write (R/W) Wrapper Data Registers

R/W WDRs operate as merged function of write-only and read-only WDRs. They capture data bits into the shift stage register during a CaptureWR event and copy bits from the shift stage into the update stage simultaneously when the UpdateWR event is performed.

13.3.4 WDR Reset State

Asserting WRST_n to LOW asynchronously asserts these states on the HBM3 DRAM's IEEE1500 test port logic:

- all WDRs place their update and / or shift stages (where applicable) into a state that ensures that the HBM3 DRAM returns to mission mode operation and all test modes are disabled;
- the WIR is set to BYPASS, effectively clearing any prior EXTEST_RX, EXTEST_TX, or CHANNEL_ID instruction, thus returning all functional pins to their normal functional mode. Boundary scan chain content is undefined;
- No change to any previously loaded SOFT_REPAIR, HARD_REPAIR, SOFT_LANE_REPAIR, or HARD_LANE_REPAIR register content;
- the content of the DWORD MISR and AWORD MISR registers is undefined;
- the AWORD MISR is disabled by setting bit 2 in the AWORD MISR CONFIG WDR to 0;
- the CHANNEL_DISABLE WDR is reset (refer to the CHANNEL_DISABLE instruction for conditions to re-enable a disabled channel);
- any ongoing MBIST operation will be terminated.

13.4 IEEE1500 Test Access Port Instruction Encodings

The HBM3 DRAM supports a 13-bit Wrapper Instruction Register (WIR). Bits WIR[12:8] select the channel and bits WIR[7:0] encode the test instruction. When SelectWIR is asserted, the WIR will not respond to the CaptureWR event and nothing will be captured into the WIR.

The WIR channel selection definition applies only to instructions defined in Table 108 (WIR[7:0] = 00h to 1Fh). The definition does not apply to vendor specific instructions, and vendors may use bits WIR[12:8] for different purposes.

Table 107 — WIR Channel Selection Definition

| WIR[12:8] | Channel Select | WIR[12:8] | Channel Select | WIR[12:8] | Channel Select |
|-----------|----------------|-----------|----------------|------------|-----------------------------------|
| 00h | Channel a | 08h | Channel i | 1Ch | 8 channel (1 st group) |
| 01h | Channel b | 09h | Channel j | 1Dh | 8 channel (2 nd group) |
| 02h | Channel c | 0Ah | Channel k | 1Fh | All channels |
| 03h | Channel d | 0Bh | Channel 1 | Xh | Ignored |
| 04h | Channel e | 0Ch | Channel m | | (all channels selected) |
| 05h | Channel f | 0Dh | Channel n | | |
| 06h | Channel g | 0Eh | Channel o | All others | Reserved |
| 07h | Channel h | 0Fh | Channel p | | |

NOTE1 See the vendor datasheets for the mapping of channels for 1Ch and 1Dh

13.5 Test Instructions

Test instructions supported by the HBM3 DRAM are listed in Table 108 and subsequently described in detail.

Table 108 — Instruction Register Encodings

| WIR | WIR | Instruction | Description | Register | WDR |
|-----------------|----------|----------------------------|--|----------|-----------------|
| [12:8] | [7:0] | Instruction | Description | Type | Length |
| Xh | 00h | BYPASS | Bypass | R/W | 1 |
| | | | 7.2 | | 1 |
| 1Fh, | 01h | EXTEST_RX | Microbump boundary scan Rx test | R | 122 |
| 0Fh-00h | | | (open/ short) | | |
| 1Fh, | 02h | EXTEST_TX | Microbump boundary scan Tx test | W | 122 |
| 0Fh-00h | 0.01 | 200 | (open/ short) | | |
| | 03h | RFU | | | |
| | 04h | RFU | | | |
| Xh | 05h | HBM_RESET | Functional reset excluding Wrapper | W | 1 |
| | | | Data Registers (WDRs) and any | | |
| 1 171 | 0.61 | MDICT | IEEE1500 test port logic or I/Os | | 37 1 |
| 1Fh, 0Fh-00h | 06h | MBIST | HBM3 DRAM resident Memory BIST engine test | | Vendor specific |
| 0Fh-00h | 07h | SOFT_REPAIR | Soft repair of failing memory array bit | | 26 |
| 0F11-0011 | 0/11 | SOFI_KEFAIK | cell | | 20 |
| 0Fh-00h | 08h | HARD REPAIR | Hard repair of DRAM failing memory | | 26 |
| 01 11-0011 | 0011 | HARD_RELAIR | array bit cell | | 20 |
| 1Fh, | 09h | DWORD_MISR | Read back for DWORD MISR and | R/W | 320 |
| 0Fh-00h | 0,11 | D W STED_IMEST | write of a seed value | 10 | 520 |
| 1Fh, | 0Ah | AWORD_MISR | Read back for AWORD MISR | R | 38 |
| 0Fh-00h | | _ | | | |
| 1Fh, | 0Bh | CHANNEL_ID | All TX I/Os go HIGH | W | 1 |
| 0Fh-00h | | | (except I/Os in MIDSTACK region) | | |
| | 0Ch | RFU | | | |
| 1Fh, | 0Dh | AWORD_MISR_ | Allows IEEE1500 test port access to | W | 8 |
| 0Fh-00h | | CONFIG | configure the AWORD MISR test | | |
| | | | feature | | |
| 1Fh, | 0Eh | DEVICE_ID | Returns the HBM3 DRAM's unique | R | 160 |
| 0Fh-00h | 0.771 | | identification code | | |
| Xh | 0Fh | TEMPERATURE | Returns a 9-bit binary temperature code | R | 9 |
| 1 171 | 1.01 | MODE DECIGED | Returns and set the HBM3 DRAM's | R/W | 128 |
| 1Fh, 0Fh-00h | 10h | MODE_REGISTER_ DUMP_SET | Mode Register values | K/W | 128 |
| 1Fh, | 11h | READ LFSR | Reads the sticky bit error for | R | 99 |
| 0Fh-00h | 1 111 | COMPARE STICKY | LFSR Compare feature | IV | 77 |
| 0Fh-00h | 12h | SOFT LANE REPAIR | Soft Lane Remapping | R/W | 40 |
| | | | 11 6 | | |
| 0Fh-00h | 13h | HARD_LANE_REPAIR | Hard Lane Remapping | R/W | 40 |
| | <u> </u> | 1 | | | l |

Table 108 — Instruction Register Encodings (cont'd)

| WID | WID | | Description | Dagistan | WDR |
|-----------------------|-------------|------------------------|---|----------|--------|
| WIR | WIR | Instruction | Description | Register | |
| [12:8] | [7:0] | | | Type | Length |
| 0Fh-00h | 14h | CHANNEL_DISABLE | Disables a channel | W | 1 |
| 1Fh, 0Fh-00h | 15h | CHANNEL TEMPERATURE | Returns a 9-bit binary channel temperature code per SID | R | 36 |
| Xh | 16h | WOSC_RUN | WDQS Interval Oscillator | W | 1 |
| Xh | 17h | WOSC_COUNT | WDQS Interval Oscillator Count | R | 25 |
| 0Fh-00h | 18h | ECS_ERROR_LOG | Error Check and Scrub (ECS) Error Log Information | R | 216 |
| 0Fh-00h | 19h | HS_REP_CAP | Returns whether banks have repair resources or not | R | 256 |
| 1Ch, 1Dh ⁴ | 1Ah | SELF_REP | Self repair | R/W | 9 |
| 1Ch, 1Dh ⁵ | 1Bh | SELF_REP_RESULTS | Self repair results | R | 8 |
| | 1Ch- 3Fh | RFU | | | |
| Vendor specific | 40h- FFh | Vendor specific | | | |

- NOTE 1 Unsupported instruction codes will default to the BYPASS instruction when the WIR is updated with the unsupported encoding.
- NOTE 2 Channels that are not selected by WIR[12:8] do not respond to the instruction and ignore any Update, Capture and Shift events.
- NOTE 3 WDRs shift out the least significant bit on the WSO port at the first WRCK of the shift sequence. WSO output timing and valid data window are defined in Table.
- NOTE 4 WIR[12:8] value is 1Ch for enabling self repair on 8 channels and 1Dh for the other 8 channels. The channels associated with 1Ch and 1Dh are vendor specific.
- NOTE 5 WIR[12:8] value is 1Ch for retrieving the self repair results on 8 channels and 1Dh for the other 8 channels. The channels associated with 1Ch and 1Dh are vendor specific.
- NOTE 6 Global test instructions (WIR[12:8] = Xh) drive the same data on the WSO outputs of all active channels during ShiftWR events. Inactive channels (channels that are marked as "not present / not working" in the DEVICE_ID WDR and channels that have been disabled using the CHANNEL_DISABLE instruction) drive a static LOW on their WSO outputs.

13.5.1 BYPASS

The BYPASS instruction places a single bit WDR between WSI and each channel's WSO. Data is shifted from WSI to WSO through the one bit WDR by WRCK.

BYPASS is the default instruction after asserting WRST n to LOW.

Wrapper Data Register

When BYPASS is the current instruction, the 1-bit shift register as shown in Table 109 is connected between WSI and WSO[a:p], and the WSO outputs of all active channels drive the same data during ShiftWR events.

CaptureWR

When BYPASS is the current instruction, the CaptureWR event will have no effect.

UpdateWR

When BYPASS is the current instruction, the UpdateWR event will have no effect.

Table 109 — BYPASS Wrapper Data Register

| Bit Position | Bit Field | Туре | Description |
|-----------------|-----------|------|--|
| 0 | BYPASS | - | Single bit bypass shift register per IEEE1500 Standard |

13.5.2 EXTEST_RX and EXTEST_TX

EXTEST_RX and EXTEST_TX are both intended for DC I/O connectivity testing similar to board level boundary scan. The receive notation in EXTEST_RX designates that the HBM3 I/O will sample the logic value and capture into the data register the value that is present at the micro bump interface. The transmit notation in EXTEST_TX designates that the HBM3 I/O will drive the logic value shifted into the data register at the micro bump interface. All HBM3 bidirectional I/O, inputs and outputs support both instructions. Differential inputs and outputs (CK_t/CK_c, WDQS_t/WDQS_c and RDQS_t/RDQS_c) also support both instructions on both the true and complement pins.

While EXTEST_RX is the current instruction, all functional pins of the selected channel(s) enter a High-Z state, including the output-only pins AERR, DERR, RDQS_t/RDQS_c, TEMP[1:0] and CATTRIP. See also the Boundary Scan clause.

I/O signals power up in input mode by default. The host will put all AWORD and DWORD drivers into High-Z state prior to loading the EXTEST_TX instruction into the WIR. As soon as EXTEST_TX becomes the current instruction, all AWORD and DWORD signals will change to output mode and remain in output mode until reset of the test logic or until a different instruction is updated on the channel.

A channel disabled either via the corresponding CHANNEL_AVAILABLE bit in the DEVICE ID WDR or via the CHANNEL_DISABLE instruction will not respond to the EXTEST_TX or EXTEST_RX instructions.

Wrapper Data Register

When EXTEST_RX or EXTEST_TX is the current instruction, the Wrapper Boundary Register (WBR) as shown in Table 110 is connected between WSI and WSO.

CaptureWR

When EXTEST_RX is the current instruction, the CaptureWR event will capture the input values into the shift stage of the WDR. The captured data is shifted out on WSO during a subsequent ShiftWR event. Inputs must be stable for the setup and hold times t_{SEXT} and t_{HEXT} .

When EXTEST TX is the current instruction, the CaptureWR event will have no effect.

ShiftWR

The Wrapper Boundary Register (WBR) does not provide an update stage. When EXTEST_TX is the current instruction, the value driven on the outputs is directly derived from the WDR's shift stage and will update with each ShiftWR event. The new data will be stable after t_{OVEXT} time.

UpdateWR

When EXTEST RX or EXTEST TX is the current instruction, the UpdateWR event will have no effect.

13.5.2 EXTEST_RX and EXTEST_TX (cont'd)

Table 110 — Wrapper Boundary Register (WBR)

| Bit | Bit Field | Type | Description |
|----------|------------|---------|---|
| Position | 210 1 1014 | - J P - | 2 doct. Prior |
| 121 | | | Signals in MIDSTACK region |
| | TEMP0 | 0 | - channel n only |
| | 0 | I | - channels a to m, o and p (reserved bit) |
| 120 | TEMP1 | O | Signals in MIDSTACK region |
| | CATTRIP | 0 | - channel n only - channel o only |
| | 0 | I | - channels a to m and p (reserved bit) |
| 119 | DBI7 | I/O | DWORD1 (PC1) |
| 118 | DQ63 | I/O | |
| 117 | DQ62 | I/O | |
| 116 | DQ61 | I/O | |
| 115 | DQ60 | I/O | |
| 114 | RD3 | I/O | |
| 113 | DERR1 | I/O | |
| 112 | DQ59 | I/O | |
| 111 | DQ58 | I/O | |
| 110 | DQ57 | I/O | |
| 109 | DQ56 | I/O | |
| 108 | SEV3 | I/O | 3) |
| 107 | DBI6 | I/O | |
| 106 | DQ55 | I/O | |
| 105 | DQ54 | I/O | |
| 104 | DQ53 | I/O | |
| 103 | DQ52 | I/O | |
| 102 | RDQS1_c | I/O | |
| 101 | RDQS1_t | I/O | |
| 100 | DQ51 | I/O | |
| 99 | DQ50 | I/O | |
| 98 | DQ49 | I/O | |
| 97 | DQ48 | I/O | |
| 96 | SEV2 | I/O | |
| 95 | DBI5 | I/O | |
| 94 | DQ47 | I/O | |
| 93 | DQ46 | I/O | |
| 92 | DQ45 | I/O | |
| 91 | DQ44 | I/O | |
| 90 | WDQS1_c | I/O | |
| 89 | WDQS1_t | I/O | |
| 88 | DQ43 | I/O | |
| 87 | DQ42 | I/O | |
| 86 | DQ41 | I/O | |

Table 110 — Wrapper Boundary Register (WBR) (cont'd)

| D' | | | ary Register (WBR) (cont'd) |
|-----------------|--------------|------|-----------------------------|
| Bit Position | Bit Field | Type | Description |
| 85 | DQ40 | I/O | DWORD1 (PC1) (cont'd) |
| 84 | ECC3 | I/O | DWORDI (PCI) (cont d) |
| 83 | DBI4 | I/O | - |
| 82 | DQ39 | I/O | - |
| 81 | DQ39 DQ38 | I/O | - |
| 80 | DQ38 DQ37 | I/O | - |
| 79 | DQ37 DQ36 | I/O | - |
| 78 | RD2 | I/O | - |
| 77 | DPAR1 | I/O | - |
| 76 | | I/O | - |
| | DQ35 | I/O | - |
| 75 | DQ34 | | 4 |
| 74 | DQ33 | I/O | |
| 73 | DQ32 | I/O | _ |
| 72 | ECC2 | I/O | LWIDD |
| 71 | AERR | I/O | AWORD |
| 70 | R9 | I/O | _ |
| 69 | R8 | I/O | |
| 68 | R7 | I/O | |
| 67 | R6 | I/O | |
| 66 | CK_c | I/O | |
| 65 | R5 | I/O | |
| 64 | R4 | I/O | |
| 63 | R0 | I/O | |
| 62 | R3 | I/O | |
| 61 | R2 | I/O | |
| 60 | R1 | I/O | |
| 59 | RA | I/O | |
| 58 | ARFU | I/O | |
| 57 | APAR | I/O | |
| 56 | C7 | I/O | |
| 55 | C6 | I/O | _ |
| 54 | C5 | I/O | |
| 53 | CK_t | I/O | |
| 52 | C4 | I/O | |
| 51 | C3 | I/O | |
| 50 | C2 | I/O | |
| 49 | C1 | I/O | |
| 48 | C0 | I/O | |
| 47 | DBI3 | I/O | DWORD0 (PC0) |
| 46 | DQ31 | I/O | |
| 45 | DQ30 | I/O | |
| 44 | DQ29 | I/O | |
| 43 | DQ28 | I/O | |
| 42 | RD1 | I/O | |

Table 110 — Wrapper Boundary Register (WBR) (cont'd)

| Table 110 — Wrapper Boundary Register (WBR) (cont'd) | | | | | |
|--|-----------|------|-----------------------|--|--|
| Bit | Bit Field | Type | Description | | |
| Position | DEBBO | 1/0 | DWODDO (DCO) (127) | | |
| 41 | DERR0 | I/O | DWORD0 (PC0) (cont'd) | | |
| 40 | DQ27 | I/O | | | |
| 39 | DQ26 | I/O | | | |
| 38 | DQ25 | I/O | | | |
| 37 | DQ24 | I/O | | | |
| 36 | SEV1 | I/O | | | |
| 35 | DBI2 | I/O | | | |
| 34 | DQ23 | I/O | | | |
| 33 | DQ22 | I/O | | | |
| 32 | DQ21 | I/O | | | |
| 31 | DQ20 | I/O | | | |
| 30 | RDQS0_c | I/O | | | |
| 29 | RDQS0_t | I/O | | | |
| 28 | DQ19 | I/O | | | |
| 27 | DQ18 | I/O | | | |
| 26 | DQ17 | I/O | | | |
| 25 | DQ16 | I/O | | | |
| 24 | SEV0 | I/O | | | |
| 23 | DBI1 | I/O | | | |
| 22 | DQ15 | I/O | | | |
| 21 | DQ14 | I/O | | | |
| 20 | DQ13 | I/O | | | |
| 19 | DQ12 | I/O | | | |
| 18 | WDQS0_c | I/O | | | |
| 17 | WDQS0_t | I/O | | | |
| 16 | DQ11 | I/O | | | |
| 15 | DQ10 | I/O | | | |
| 14 | DQ9 | I/O | | | |
| 13 | DQ8 | I/O | | | |
| 12 | ECC1 | I/O | | | |
| 11 | DBI0 | I/O | | | |
| 10 | DQ7 | I/O | | | |
| 9 | DQ6 | I/O | | | |
| 8 | DQ5 | I/O | | | |
| 7 | DQ4 | I/O | | | |
| 6 | RD0 | I/O | | | |
| 5 | DPAR0 | I/O | | | |
| 4 | DQ3 | I/O | | | |
| 3 | DQ2 | I/O | | | |
| 2 | DQ1 | I/O | | | |
| 1 | DQ0 | I/O | | | |
| 0 | ECC0 | I/O | | | |
| | | | | | |

13.5.3 HBM RESET

The HBM_RESET instruction initiates an asynchronous functional reset of the HBM3 DRAM, equivalent to asserting RESET_n to LOW.

The HBM_RESET condition is not self-clearing. Instead, the reset state must explicitly be set and cleared. To accomplish an HBM3 reset, the HBM_RESET bit must be held as 1 for a minimum duration of t_{RES} which equals $t_{PW\ RESET}$ (see Initialization Sequence with Stable Power).

It is pointed out that the Wrapper Serial Port (WSP) itself including the associated control logic and WDRs is not reset by the HBM_RESET instruction. The DA port signal pins are also not affected by the HBM_RESET instruction.

Wrapper Data Register

When HBM_RESET is the current instruction, the data register as shown in Table 111 is connected between WSI and WSO[a:p], and the WSO outputs of all active channels drive the same data during ShiftWR events.

CaptureWR

When HBM RESET is the current instruction, the CaptureWR event will have no effect.

UpdateWR

When HBM_RESET is the current instruction, the UpdateWR event will load the value from the shift stage into the update stage and initiate or clear the functional reset.

Table 111 — HBM_RESET Wrapper Data Register

| Bit Position | Bit Field | Type | Description |
|-----------------|-----------|------|--|
| 0 | HBM_RESET | W | 0 - Clear the functional reset 1 - Initiate the functional reset |

Internally, the RESET_n pin and the HBM_RESET instruction are logically combined such that when either is true then the internal reset state is true. During power-up it is required that WRST_n be driven LOW, thus ensuring that the uninitialized IEEE1500 test port logic does not interfere with the power-up initialization sequence.




Figure 98 — RESET_n and HBM_RESET Logic

13.5.3 HBM3 RESET (cont'd)

After the power-up initialization, the RESET_n input is HIGH, and subsequent stable power resets may be asserted by either driving the RESET_n input LOW, or by using the HBM_RESET instruction. Note that the HBM_RESET instruction does not bring the HBM3 DRAM out of reset while the external RESET_n input is driven LOW. Similarly, the HBM3 DRAM cannot be brought out of reset using the RESET n input while reset is asserted using the HBM RESET instruction.

Table 112 — RESET n and HBM RESET Truth Table

| RESET_n | HBM_RESET | Internal Reset State |
|---------|-----------|--|
| LOW | 0 | Reset asserted by RESET_n |
| LOW | 1 | Reset asserted by both RESET_n pin and HBM_RESET instruction |
| HIGH | 0 | Exit reset state |
| HIGH | 1 | Reset asserted by HBM_RESET instruction |

13.5.4 **MBIST**

The MBIST instruction is used for HBM3 DRAM hosted memory built in self-test. HBM devices must support memory MBIST. This instruction format and data register field configuration is required for IEEE Std 1500 access to the test feature. MBIST engine clock source can be WRCK as a direct clock source or reference clock source or an internal clocked mode independent of WRCK and independent of any I/O functional clocks is also acceptable

Wrapper Data Register

When MBIST is the current instruction, the vendor specific data register as shown in Table 113 is connected between WSI and WSO.

CaptureWR

When MBIST is the current instruction, the CaptureWR event will capture R or R/W bit fields into the shift stage of the WDR.

UpdateWR

When MBIST is the current instruction, the UpdateWR event will load the W and R/W bit fields from the shift stage to the update stage of the WDR simultaneously.

Table 113 — MBIST Wrapper Data Register

| | 1 abic 115 | MIDIS | 1 Wiapper Data Register |
|--------------------|-----------------|-------|-------------------------|
| Bit Position | Bit Field | Type | Description |
| Vendor specific | Vendor specific | | Vendor specific |

13.5.5 SOFT REPAIR

The SOFT_REPAIR instruction allows the user to temporarily repair bit cells in the HBM3 DRAM without using permanent fusing mechanism to initiate the repair. This feature is intended to enable validation that the intended repair works as expected. Once a soft repair is validated, the user may choose to perform a fused hard repair via the HARD_REPAIR instruction. If DRAM power is removed or the DRAM is RESET, the SOFT_REPAIR will revert to the un-repaired state.

Repair resources (redundant rows) are provided per PC and per bank. The actual number of repair resources are vendor specific. The number and availability of repair resources are provided via the HS_REP_CAP instruction. The use of SOFT_REPAIR will not decrement the HS_REP_CAP register so the host controller must track the resources used. If there is no repair resource available in a certain bank then the host controller should not issue a SOFT_REPAIR to that bank. However, if a SOFT_REPAIR sequence is issued to a bank with no repair resource available, the DRAM will ignore the programming sequence.

The SOFT_REPAIR granularity indicating the number of repaired rows per SOFT_REPAIR is vendor specific. The address bits associated with the granularity are also vendor specific and indicated in the PPR RA[15:0] field of the DEVICE ID WDR. See Table 120 for more details.

The SOFT_REPAIR supports an Undo and Lock function. The SOFT_REPAIR Undo will restore a previously used repair resource back to its unused state and the same time reactivate the original (unrepaired) row instead. The complete address information comprising the PC, SID, bank and row address must be provided with the SOFT_REPAIR instruction as described in **Table 114**, and the SOFT_REPAIR_UNDO and SOFT_REPAIR_START fields must set to "1".

The host controller can lock down a used soft repair resource by issuing the SOFT_REPAIR instruction with the SOFT_REPAIR_LOCK and SOFT_REPAIR_START bits as "1". Each SOFT_REPAIR resource supports the Lock feature. For both UNDO/LOCK cases, the HBM3 DRAM may ignore the row address bit if it so chooses, as the SID, PC, BK are enough to uniquely identify the SOFT_REPAIR resource. The row address may be ignored if there is only single repair resource. If a host issues a SOFT_REPAIR on an already repaired but unlocked row then HBM3 DRAM will allocate another repair resource in response to a host request if an available resource exists. Support for the feature is vendor specific. A locked repair resource cannot be used to replace another row or being set back to the unused state using the Undo function. Only a chip reset (RESET_n pulled LOW) or power-cycling can unlock a locked repair resource.

When using soft repair specifically with the Undo function, the host controller must manage and schedule the refresh operation properly on the valid data of a row address. If a row has been repaired, all refresh commands will exclude the original row from being refreshed and refresh the repair row instead. Similarly, unused repair resources will not be refreshed which includes those resources that had been allocated but were then set back to the unused state using the Undo operation. Especially when switching back and forth between an original and a repair row, regular refresh commands may not hit both rows within the required refresh interval. A possible method to prevent a potential data loss is to explicitly issue ACTIVATE and PRECHARGE commands to the mapped-out rows before and after the SOFT_REPAIR operations.

The SOFT_REPAIR UNDO and LOCK are mutually exclusive. So, in the case of any SOFT_REPAIR instruction issued, the SOFT_REPAIR UNDO and LOCK must not be set "1" at the same time.

A channel must be in bank idle state as long as the SOFT REPAIR instruction is loaded in the WIR.

SOFT_REPAIR (cont'd) 13.5.5

Wrapper Data Register

When the SOFT REPAIR instruction is updated the data register as shown in Table 114 is connected between WSI and WSO.

CaptureWR

When SOFT REPAIR is the current instruction, the CaptureWR event will have no effect.

UpdateWR

When SOFT REPAIR is the current instruction, the UpdateWR event will load the write only bit field from the shift stage into the update stage simultaneously. Completion of the update event will initiate the soft repair sequence.

| | Table 114 — SOFT_REPAIR Wrapper Data Register | | | | | |
|------------|---|--------------|---|--|--|--|
| Bit | Bit Field | Type | Description | | | |
| Position | | | | | | |
| [25] | SOFT_REPAIR_LOCK | W | 0b – SOFT_REPAIR is open | | | |
| | | | 1b – SOFT_REPAIR is hard-locked | | | |
| [24] | SOFT_REPAIR_UNDO | W | 0b – Do SOFT_REPAIR (SOFT_REPAIR enabled) | | | |
| | | | 1b – Undo SOFT_REPAIR (SOFT_REPAIR not enabled) | | | |
| [23] | SOFT_PC | W | PC | | | |
| [22,21] | COET CID | W | SID[1.0] | | | |
| [22:21] | SOFT_SID | VV | SID[1:0] | | | |
| [20:17] | SOFT_BK | W | BA[3:0] | | | |
| [16:1] | SOFT_ROW | W | RFU, RA[14:0] ¹ | | | |
| [0] | SOFT REPAIR START | W | 0b – Disabled (Default) | | | |
| | | | 1b – Enabled | | | |
| NOTE 1 SOF | T_ROW includes an additional | bit to suppo | rt future row addressing, i.e., RA15. | | | |

13.5.6 HARD_REPAIR

The HARD_REPAIR instruction is used to permanently repair failing bit cells detected in the HBM3 DRAM. A fuse rupture scheme is used to implement the repair. The repair sequence will be initiated on update of the data register. After some vendor specified time period fuse rupture automatically completes and repair is affected. Hard repair will be permanent. Completion of HARD_REPAIR requires a subsequent chip reset (RESET_n pulled LOW) as described in Interaction with Mission Mode Operation. The HBM vendor is required to specify the time to wait after updating the HARD_REPAIR WDR as well as any requirements for WRCK clocking if required to perform the repair.

All channels of the HBM3 DRAM must be in bank idle state as long as the HARD_REPAIR instruction is loaded in the WIR.

Wrapper Data Register

When HARD_REPAIR is the current instruction, the data register as shown in Table 115 is connected between WSI and WSO.

CaptureWR

When HARD_REPAIR is the current instruction, the CaptureWR event will have no effect.

UpdateWR

When HARD_REPAIR is the current instruction, the UpdateWR event will load the write-only bit fields from the shift stage into the update stage and initiate the hard repair sequence. The hard repair is completed after a waiting time of the three times of the transfer of

Table 115 — HARD REPAIR Wrapper Data Register

| Table 115 — HAKD_KEFAIK Wrapper Data Register | | | | |
|---|--|------|------------------------------------|--|
| Bit Position | Bit Field | Type | Description | |
| [25:24] | RESERVED | | | |
| [23] | HARD_PC | W | PC | |
| [22:21] | HARD_SID | W | SID[1:0] | |
| [20:17] | HARD_BK | W | BA[3:0] | |
| [16:1] | HARD_ROW | W | RFU, RA[14:0] ¹ | |
| [0] | HARD_REPAIR_START | W | 0b: Disabled (default) 1b: Enabled | |
| NOTE 1 HAR | NOTE 1 HARD_ROW includes an additional bit to support future row addressing, i.e., RA15. | | | |

13.5.7 DWORD MISR

This instruction captures and shifts out the DWORD MISR value on the WSO output. The instruction may also be used to preload data for use in LFSR mode. The DWORD MISR is associated with the DWORD IO test feature.

Note that the MISR content is not specified after shifting out the MISR content. The host should reinitialize the MISR before continuing with additional testing, e.g. by using the MISR Preset function in Mode Register 7 (MR7). See clause HBM3 Loopback Test Modes for DWORD MISR mode features and usage.

Wrapper Data Register

When DWORD_MISR is the current instruction, the data register as shown in Table 116 is connected between WSI and WSO. The notation is "..._Q0" to "..._Q3" for the 4 UI per CK clock cycle latched by WDQS in MISR mode or driven along with RDQS in LFSR mode.

CaptureWR

When DWORD_MISR is the current instruction, the CaptureWR event will load the respective MISR values into the shift stage of the WDR. A minimum waiting time of tSMISR between the last data capture into the DWORD MISR and this CaptureWR event must be observed.

UpdateWR

When DWORD_MISR is the current instruction, the UpdateWR event will load the bits from the shift stage of the WDR into the DWORD MISR.

Table 116 — DWORD_MISR Wrapper Data Register

| | Table 110 D | _ | MISK Wrapper Data Register |
|-----------|----------------|------|--|
| Bit | Bit Field | Type | Description |
| Position | | | |
| [319:160] | DWORD1 | R/W | DWORD1: DQ[63:32], DBI[7:4], ECC[3:2] and SEV[3:2] (Same bit ordering as DWORD0) |
| [159:120] | DWORD0_BYTE3 | R/W | Byte 3 of DWORD0: DQ[31:24], DBI3 and SEV1 (Same ordering as Byte 0) |
| [119:80] | DWORD0_BYTE2 | R/W | Byte 2 of DWORD0: DQ[23:16], DBI2 and SEV0 (Same ordering as Byte 0) |
| [79:40] | DWORD0_BYTE1 | R/W | Byte 1 of DWORD0: DQ[15:8], DBI1 and ECC1 (Same ordering as Byte 0) |
| 39 | DWORD0_DBI0_Q0 | R/W | Byte 0 of DWORD0 |
| 38 | DWORD0_DBI0_Q1 | R/W | |
| 37 | DWORD0_DBI0_Q2 | R/W | |
| 36 | DWORD0_DBI0_Q3 | R/W | |
| 35 | DWORD0_DQ7_Q0 | R/W | |
| 34 | DWORD0_DQ7_Q1 | R/W | |
| 33 | DWORD0_DQ7_Q2 | R/W | |

Table 116 — DWORD MISR Wrapper Data Register (cont'd)

| | | | R Wrapper Data Register (cont'd) |
|----------|-----------------|--------|----------------------------------|
| Bit | Bit Field | Type | Description |
| Position | DWORDS DOT SS | D /377 | D. COWODDO (22) |
| 32 | DWORD0_DQ7_Q3 | R/W | Byte 0 of DWORD0 (cont'd) |
| 31 | DWORD0_DQ6_Q0 | R/W | |
| 30 | DWORD0_DQ6_Q1 | R/W | |
| 29 | DWORD0_DQ6_Q2 | R/W | |
| 28 | DWORD0_DQ6_Q3 | R/W | |
| 27 | DWORD0_DQ5_Q0 | R/W | |
| 26 | DWORD0_DQ5_Q1 | R/W | |
| 25 | DWORD0_DQ5_Q2 | R/W | |
| 24 | DWORD0_DQ5_Q3 | R/W | |
| 23 | DWORD0_DQ4_Q0 | R/W | |
| 22 | DWORD0_DQ4_Q1 | R/W | |
| 21 | DWORD0_DQ4_Q2 | R/W | |
| 20 | DWORD0_DQ4_Q3 | R/W | |
| 19 | DWORD0_DQ3_Q0 | R/W | |
| 18 | DWORD0_DQ3_Q1 | R/W | |
| 17 | DWORD0_DQ3_Q2 | R/W | |
| 16 | DWORD0_DQ3_Q3 | R/W | |
| 15 | DWORD0_DQ2_Q0 | R/W | |
| 14 | DWORD0_DQ2_Q1 | R/W | |
| 13 | DWORD0_DQ2_Q2 | R/W | |
| 12 | DWORD0_DQ2_Q3 | R/W | |
| 11 | DWORD0_DQ1_Q0 | R/W | |
| 10 | DWORD0_DQ1_Q1 | R/W | |
| 9 | DWORD0_DQ1_Q2 | R/W | |
| 8 | DWORD0_DQ1_Q3 | R/W | |
| 7 | DWORD0_DQ0_Q0 | R/W | |
| 6 | DWORD0_DQ0_Q1 | R/W | |
| 5 | DWORD0_DQ0_Q2 | R/W | |
| 4 | DWORD0_DQ0_Q3 | R/W | |
| 3 | DWORD0_ECC0_Q0 | R/W | |
| 2 | DWORD0_ ECC0_Q1 | R/W | |
| 1 | DWORD0_ ECC0_Q2 | R/W | |
| 0 | DWORD0_ECC0_Q3 | R/W | |
| L | | | I |

13.5.8 AWORD MISR

This instruction captures and shifts out the AWORD MISR value on the WSO output. The MISR in this instruction is associated with the AWORD loopback test feature. The data register bit positions are specified in Table 117.

Note that the content of the MISR is not specified after shifting out the MISR content. The host should reinitialize the MISR using the AWORD_MISR_CONFIG instruction before continuing with additional testing. See HBM3 Loopback test Modes for MISR mode features and usage.

Wrapper Data Register

When AWORD_MISR is the current instruction, the data register as shown in Table 117 is connected between WSI and WSO. The notation is "..._R" for bits latched on the rising CK clock edge and "..._F" for bits latched on the falling CK clock edge.

CaptureWR

When AWORD_MISR is the current instruction, the CaptureWR event will load the respective MISR values into the shift stage of the WDR. A minimum waiting time of tSMISR between the last data capture into the AWORD MISR and this CaptureWR event must be observed.

UpdateWR

When AWORD MISR is the current instruction, the UpdateWR event will have no effect.

13.5.8 AWORD_MISR (cont'd)

Table 117 – AWORD_MISR Wrapper Data Register

| | | | MISR Wrapper Data Register |
|----------|-----------|------|----------------------------|
| Bit | Bit Field | Type | Description |
| Position | D1 D | D | AWORD |
| 37 | R1_R | R | AWORD |
| 36 | R1_F | R | |
| 35 | R2_R | R | |
| 34 | R2_F | R | |
| 33 | R3_R | R | |
| 32 | R3_F | R | |
| 31 | R0_R | R | |
| 30 | R0_F | R | |
| 29 | R4_R | R | |
| 28 | R4_F | R | |
| 27 | R5_R | R | |
| 26 | R5_F | R | |
| 25 | R6_R | R | |
| 24 | R6_F | R | AWORD (cont'd) |
| 23 | R7_R | R | |
| 22 | R7_F | R | |
| 21 | R8_R | R | |
| 20 | R8_F | R | |
| 19 | R9_R | R | |
| 18 | R9_F | R | |
| 17 | ARFU_R | R | |
| 16 | ARFU_F | R | |
| 15 | C7_R | R | |
| 14 | C7_F | R | |
| 13 | C6_R | R | |
| 12 | C6_F | R | |
| 11 | C5_R | R | |
| 10 | C5_F | R | |
| 9 | C4_R | R | |
| 8 | C4_F | R | |
| 7 | C3_R | R | |
| 6 | C3_F | R | |
| 5 | C2_R | R | |
| 4 | C2_F | R | |
| 3 | C1_R | R | |
| 2 | C1_F | R | |
| 1 | C0_R | R | |
| 0 | C0_F | R | |

13.5.9 CHANNEL ID

This instruction enables the HBM3 channel identification by driving all bidirectional DWORD I/Os to HIGH, unless a channel is disabled either via the corresponding CHANNEL_AVAILABLE bit in the DEVICE ID WDR or via the CHANNEL_DISABLE instruction. In these cases a channel will not respond to the CHANNEL ID instruction.

Wrapper Data Register

When CHANNEL_ID is the current instruction, the data register as shown in Table 118 is connected between WSI and WSO.

CaptureWR

When CHANNEL ID is the current instruction, the CaptureWR event will have no effect.

UpdateWR

When CHANNEL_ID is the current instruction, the UpdateWR event will load the enable bit from the shift stage into the update stage of the WDR. All DWORD bidirectional I/Os (DQ, DBI, RD, ECC/SEV and DPAR) will drive a HIGH latest after t_{OVCHN} when the enable bit is 1, and return to their default state latest after t_{OZCHN} when the enable bit is 0 or a different instruction has been loaded in the WIR. Output pins (RDQS_t/c, DERR) maintain the default state regardless of the CHANNEL_ID instruction. DBI, ECC and DPAR will drive a HIGH even if the respective function is disabled in the Mode Register.

Table 118 — CHANNEL_ID Wrapper Data Register

| Bit Position | Bit Field | Type | Description |
|-----------------|-----------|------|---|
| 0 | ENABLE | W | 0 - TX return to their default state 1 - TX drive a HIGH |

13.5.10 AWORD_MISR_CONFIG

This instruction configures the AWORD MISR for subsequent tests. See HBM3 Loopback test Modes for MISR mode features and usage.

Wrapper Data Register

When AWORD_MISR_CONFIG is the current instruction, the data register as shown in Table 119 is connected between WSI and WSO.

CaptureWR

When AWORD_MISR_CONFIG is the current instruction, the CaptureWR event will have no effect.

13.5.10 AWORD_MISR_CONFIG (cont'd)

UpdateWR

When AWORD_MISR_CONFIG is the current instruction, the UpdateWR event will load the configuration bits from the shift stage into the update stage of the WDR and configures the AWORD MISR into the desired mode. The new configuration is valid for subsequent AWORD MISR operation once the t_{CMISR} timing has elapsed.

Table 119 — AWORD_MISR_CONFIG Wrapper Data Register

| Table 119 — AWORD_MISK_CONFIG Wrapper Data Register | | | | |
|---|-----------------|------|--|--|
| Bit Position | Bit Field | Type | Description | |
| [7:3] | VENDOR_SPECIFIC | W | 00000 - No action (default) All others - Reserved for vendor specific the AWORD MISR Configuration | |
| 2 | ENABLE | W | 0 - Off 1 - On | |
| [1:0] | MODE[1:0] | W | 00 - Preset a) The 38-bit AWORD MISR is preset to 0x2AAAAAAAAAA,; b) the AWORD LFSR_COMPARE_STICKY bits are all cleared to 0; c) the AWORD preamble clock filter circuit is enabled. 01 - LFSR Compare mode 10 - Register mode: AWORD transfers are captured directly to the MISR register. Note that Register mode cannot be used to set an alternate seed value (see Test method for AWORD (Write) Register Mode) 11 - MISR mode | |

13.5.11 DEVICE_ID

This instruction allows shift out of the DEVICE_ID that provides various information about the HBM3 DRAM including a device specific unique serial number. The per channel ID data registers are intended to support vendors who require additional resolution for identifying the device.

Wrapper Data Register

When the DEVICE_ID instruction is updated the data register as shown in Table 120 is connected between WSI and WSO.

CaptureWR

When DEVICE_ID is the current instruction, the CaptureWR event will load the respective identification field values into the shift stage of the WDR.

UpdateWR

When DEVICE ID is the current instruction, the UpdateWR event will have no effect.

13.5.11 DEVICE_ID (cont'd)

Table 120 — DEVICE_ID Wrapper Data Register

| Bit | Bit Field | Type | Description |
|-----------|-----------------------|-------|--|
| Position | Div 1 loiu | 1,100 | Bestription |
| [159:155] | OPT_FEATURES[4:0] | R | Reserved to indicate the support of optional features that may be added in a future revision of this standard. 00000 |
| [154] | SHARED_REP_RES | R | Sharing of HS_REP_CAP with self repair 0: Self repair resources are separate from hard/soft resources 1: Self repair resources are shared with hard/soft resources |
| [153] | PPR_RSVD ² | R | Reserved row addresses associated with a single soft or hard repair. 0 - default |
| [152:138] | PPR_RA[14:0] | R | Row addresses associated with a single soft or hard repair. Encoding: 0 - row address is evaluated 1 - row address is ignored bit 0: RA0 bit 1: RA1 bit 14: RA14 |
| 137 | RAADEC_C | R | RAA Counter Decrement per REF Command for RFM level C (MR8 OP[5:4] = 11). The field shall be ignored when the ARFM bit is 0 Same encoding as in RAADEC |
| [136:135] | RAAMMT_C[1:0] | R | RAA Maximum Management Threshold (RAAMMT) for RFM level C (MR8 OP[5:4] = 11). The field shall be ignored when the ARFM bit is 0 Same encoding as in RAAMMT |
| [134:132] | RAAIMT_C[2:0] | R | RAA Initial Management Threshold (RAAIMT) for RFM level C (MR8 OP[5:4] = 11) The field shall be ignored when the ARFM bit is 0. Same encoding as in RAAIMT |
| 131 | RAADEC_B | R | RAA Counter Decrement per REF Command for RFM level B (MR8 OP[5:4] = 10). The field shall be ignored when the ARFM bit is 0 Same encoding as in RAADEC |
| [130:129] | RAAMMT_B[1:0] | R | RAA Maximum Management Threshold (RAAMMT) for RFM level B (MR8 OP[5:4] = 10). The field shall be ignored when the ARFM bit is 0 Same encoding as in RAAMMT |
| [128:126] | RAAIMT_B[2:0] | R | RAA Initial Management Threshold (RAAIMT) for RFM level B (MR8 OP[5:4] = 10). The field shall be ignored when the ARFM bit is 0 Same encoding as in RAAIMT |

Table 120 — DEVICE ID Wrapper Data Register (cont'd)

| Table 120 — DEVICE_ID Wrapper Data Register (cont'd) | | | |
|--|-----------------------------|------|---|
| Bit | Bit Field | Type | Description |
| Position | | | |
| 125 | RAADEC_A | R | RAA Counter Decrement per REF Command for RFM level A (MR8 OP[5:4] = 01). The field shall be ignored when the ARFM bit is 0 Same encoding as in RAADEC |
| [124:123] | RAAMMT_A[1:0] | R | RAA Maximum Management Threshold (RAAMMT) for RFM level A (MR8 OP[5:4] = 01). The field shall be ignored when the ARFM bit is 0 Same encoding as in RAAMMT |
| [122:120] | RAAIMT_A[2:0] | R | RAA Initial Management Threshold (RAAIMT) for RFM level A (MR8 OP[5:4] = 01). The field shall be ignored when the ARFM bit is 0 Same encoding as in RAAIMT |
| 119 | RAADEC | R | Default RAA Counter Decrement per REF Command. The field shall be ignored when the RFM bit is 0. 0 - 1.0 × RAAIMT 1 - 0.5 × RAAIMT |
| [118:117] | RAAMMT[1:0] | R | Default RAA Maximum Management Threshold (RAAMMT) The field shall be ignored when the RFM bit is 0. 00 - 3 × RAAIMT 01 - 4 × RAAIMT 10 - 5 × RAAIMT 11 - 6 × RAAIMT |
| [116:114] | RAAIMT[2:0] | R | Default RAA Initial Management Threshold (RAAIMT) The field shall be ignored when the RFM bit is 0. 000 - 32 001 - 40 010 - 48 011 - 56 100 - 64 101 - 72 110 - 80 111 - Reserved |
| 113 | ARFM | R | Adaptive Refresh Management (ARFM) 0 – Adaptive Refresh Management is not supported 1 – Adaptive Refresh Management is supported |
| 112 | RFM | R | Refresh Management (RFM) 0 - Refresh Management not required 1 - Refresh Management required |
| [111:104] | MANUFACTURING_ YEAR[7:0] | R | Binary encoded year: 2020 = 00000000; 2024 = 00000100 |
| [103:96] | MANUFACTURING_ WEEK[7:0] | R | Binary encoded week: WW52 = 00110100 |

Table 120 — DEVICE ID Wrapper Data Register (cont'd)

| Table 120 — DEVICE_ID wrapper Data Register (cont'd) | | | | |
|--|--|------|---|--|
| Bit Position | Bit Field | Type | Description | |
| [95:32] | SERIAL_NO[63:0] | R | Unique device ID | |
| [31:28] | MANUFACTURER_ ID[3:0] | R | 0001 - Samsung 0110 - SK Hynix 1111 - Micron All others - Reserved | |
| [27:24] | DENSITY[3:0] | R | Memory density per channel (see HBM3 Channel Addressing) 0000 - 2 Gb 0001 - 4 Gb (8Gb 8-High) 0010 - 6 Gb (8Gb 12-High) 0011 - 8 Gb (8Gb 16-High) 0100 - 4 Gb 0101 - 8 Gb (16Gb 8-High) 0110 - 12 Gb (16Gb 12-High) 0111 - 16 Gb (16Gb 16-High) 1000 - 6 Gb 1001 - 12 Gb (24Gb 8-High) 1010 - 18 Gb (24Gb 12-High) 1010 - 8 Gb 1101 - 24 Gb (32Gb 16-High) 1110 - 24 Gb (32Gb 8-High) 1111 - 32 Gb (32Gb 16-High) | |
| [23:8] | CHANNEL_ AVAILABLE[15:0] ¹ | R | Channel Available 0 - Channel not present / not working 1 - Channel present / working Channel encoding (1 bit per channel): bit 8: channel a bit 9: channel b bit 22: channel o bit 23: channel p | |
| [7:0] | MODEL_PART_ NUMBER[7:0] | R | Vendor reserved | |

NOTE 1 A channel marked as "not present / not working" keeps all AWORD and DWORD input and output buffers permanently disabled and drives that channel's WSO to LOW.

NOTE 2 The PPR_RVSD field will only be used in the future if additions to the addressing table increase the row address to include RA15. If future additions to the addressing table increase the bank, column, or pseudo channel address then the PPR_RSVD will remain at the default.

13.5.12 TEMPERATURE

This instruction captures the HBM3 DRAM's junction temperature. Temperature reporting is specified as a 9-bit field: bit 0 or LSB indicates the validity of the temperature sensor read-out, and the remaining 8 bits indicate the temperature in degrees Celsius.

Wrapper Data Register

When TEMPERATURE is the current instruction, the data register as shown in Table 121 is connected between WSI and WSO[a:p], and the WSO outputs of all active channels drive the same data during ShiftWR events.

CaptureWR

When TEMPERATURE is the current instruction, the CaptureWR event will load the temperature field values into the shift stage of the WDR.

UpdateWR

When TEMPERATURE is the current instruction, the UpdateWR event will have no effect.

Table 121 — TEMPERATURE Wrapper Data Register

| | 14010 121 11 | | TOTEL Windper Butta Register |
|-----------------|--------------|------|--|
| Bit Position | Bit Field | Type | Description |
| [8:1] | TEMP[7:0] | R | Temperature in degrees Celsius. Examples: 8'b 0000 0000 = -40 °C 8'b 0010 1000 = 0 °C 8'b 0100 0001 = 25 °C 8'b 1010 0111 = 127 °C |
| [0] | VALID | R | Temperature sensor output valid 0 – Invalid 1 – Valid |

13.5.13 MODE REGISTER DUMP SET

The MODE_REGISTER_DUMP_SET instruction provides read (dump) and write (set) access to the HBM3 Mode Registers.

Wrapper Data Register

When MODE_REGISTER_DUMP_SET is the current instruction, the data register as shown in Table 122 is connected between WSI and WSO.

CaptureWR

When MODE_REGISTER_DUMP_SET is the current instruction, the CaptureWR event will capture the Mode Register content into the shift stage of the WDR. Reserved Mode Registers and bit fields marked as "RFU" capture an 'X' value. The Mode Register content itself does not change with the CaptureWR event. A minimum waiting time of $t_{MRSS} = t_{MOD}$ must be observed between an MRS command and this Capture WR event.

UpdateWR

When MODE_REGISTER_DUMP_SET is the current instruction, the UpdateWR event will simultaneously load the bits from the shift stage to the mode registers. The updated mode register content will be valid for subsequent mission mode operation after t_{UPDMRS}.

Table 122 — MODE_REGISTER_DUMP_SET Wrapper Data Register

| D'4 | _ | | D : 4: |
|-----------|-----------|----------|-------------|
| Bit | Bit Field | Type | Description |
| Position | | <u> </u> | |
| [127:120] | MR15 | R/W | MR15[7:0] |
| F110 1121 | MD14 | D /XX | MD14F7.01 |
| [119:112] | MR14 | R/W | MR14[7:0] |
| [111:104] | MR13 | R/W | MR13[7:0] |
| [103:96] | MR12 | R/W | MR12[7:0] |
| [95:88] | MR11 | R/W | MR11[7:0] |
| [87:80] | MR10 | R/W | MR10[7:0] |
| [79:72] | MR9 | R/W | MR9[7:0] |
| [71:64] | MR8 | R/W | MR8[7:0] |
| [63:56] | MR7 | R/W | MR7[7:0] |
| [55:48] | MR6 | R/W | MR6[7:0] |
| [47:40] | MR5 | R/W | MR5[7:0] |
| [39:32] | MR4 | R/W | MR4[7:0] |
| [31:24] | MR3 | R/W | MR3[7:0] |
| [23:16] | MR2 | R/W | MR2[7:0] |
| [15:8] | MR1 | R/W | MR1[7:0] |
| [7:0] | MR0 | R/W | MR0[7:0] |

13.5.14 READ_LFSR_COMPARE_STICKY

This instruction is used to capture the LFSR Compare Sticky error data to be shifted out on the WSO output. The instruction is associated with the AWORD and DWORD I/O loopback test features. Data register bit positions are specified in the Data Register clause of this instruction in Table 123. Note that the content of the MISR and LFSR Compare Sticky error data registers is not specified after shifting out the sticky error content. The host should reinitialize the MISR registers (such as with MR7 Preset and AWORD_MISR_CONFIG preset) before continuing with additional testing. See clause HBM3 Loopback Test Modes for MISR mode features and usage.

While both the AWORD and DWORD sticky error bits share a common WDR, the bits are set and cleared only by their respective AWORD or DWORD Preset and LFSR Compare operations. For example, an AWORD_MISR_CONFIG preset operation clears the AWORD sticky error bits, and the state of the DWORD sticky error bits is undefined; therefore, the host should ignore the DWORD sticky error bits when operating the AWORD LFSR Compare mode. Conversely, the DWORD_MISR_CONFIG preset operation clears the DWORD sticky error bits, and the state of the AWORD sticky error bits is undefined; therefore, the host should ignore the AWORD sticky error bits when operating the DWORD LFSR Compare mode.

Wrapper Data Register

When READ_LFSR_COMPARE_STICKY is the current instruction, the data register as shown in Table 123 is connected between WSI and WSO.

CaptureWR

When READ_LFSR_COMPARE_STICKY is the current instruction, the CaptureWR event will load the sticky error values into the shift stage of the WDR.

UpdateWR

When READ_LFSR_COMPARE_STICKY is the current instruction, the UpdateWR event will have no effect.

13.5.14 READ_LFSR_COMPARE_STICKY (cont'd)

Table 123 — READ_LFSR_COMPARE_STICKY Wrapper Data Register

| | | _ | DMPARE_STICKY Wrapper Data Register |
|-----------------|---------------|------|--|
| Bit Position | Bit Field | Type | Description |
| [98:59] | DWORD1 | R | DWORD1: DQ[63:32], DBI[7:4], ECC[3:2] and SEV[3:2] (same ordering as DWORD0) |
| 58 | AWORD_R1 | R | AWORD |
| 57 | AWORD_R2 | R | |
| 56 | AWORD_R3 | R | |
| 55 | AWORD_R0 | R | |
| 54 | AWORD_R4 | R | |
| 53 | AWORD_R5 | R | |
| 52 | AWORD_R6 | R | |
| 51 | AWORD_R7 | R | |
| 50 | AWORD_R8 | R | |
| 49 | AWORD_R9 | R | |
| 48 | AWORD_ARFU | R | |
| 47 | AWORD_C7 | R | |
| 46 | AWORD_C6 | R | |
| 45 | AWORD_C5 | R | ALC) |
| 44 | AWORD_C4 | R | |
| 43 | AWORD_C3 | R | |
| 42 | AWORD_C2 | R | |
| 41 | AWORD_C1 | R | |
| 40 | AWORD_C0 | R | |
| [39:30] | DWORD0_BYTE_3 | R | Byte 3 of DWORD0: DQ[31:24], DBI3 and SEV1 (same ordering as Byte 0) |
| [29:20] | DWORD0_BYTE_2 | R | Byte 2 of DWORD0: DQ[23:16], DBI2 and SEV0 (same ordering as Byte 0) |
| [19:10] | DWORD0_BYTE_1 | R | Byte 1 of DWORD0: DQ[15:8], DBI1 and ECC1 (same ordering as Byte 0) |
| 9 | DWORD0_DBI0 | R | Byte 0 of DWORD0 (PC0) |
| 8 | DWORD0_DQ7 | R | |
| 7 | DWORD0_DQ6 | R | |
| 6 | DWORD0_DQ5 | R | |
| 5 | DWORD0_DQ4 | R | |
| 4 | DWORD0_DQ3 | R | |
| 3 | DWORD0_DQ2 | R | |
| 2 | DWORD0_DQ1 | R | |
| 1 | DWORD0_DQ0 | R | |
| 0 | DWORD0_ECC0 | R | |

13.5.15 SOFT LANE REPAIR and HARD LANE REPAIR

SOFT_LANE_REPAIR and HARD_LANE_REPAIR instructions can only be issued as part of the device initialization and before normal memory operation has commenced, e.g. before the CK clock has started to toggle.

Wrapper Data Register

When either SOFT_LANE_REPAIR or HARD_LANE_REPAIR is the current instruction, the LANE_REPAIR wrapper data register as shown in Table 124 is connected between WSI and WSO.

Figure 99 illustrates the interaction between SOFT_LANE_REPAIR and HARD_LANE_REPAIR instructions and the associated registers. It is pointed out that the actual I/O lane remapping is derived from the content of the lane repair shadow register.

CaptureWR

When either SOFT_LANE_REPAIR or HARD_LANE_REPAIR is the current instruction, the CaptureWR event will load the lane remapping data from the lane repair shadow register into the shift stage of the WDR. This internal lane repair shadow register is pre-loaded with the repair data from a preceding HARD_LANE_REPAIR operation upon HBM3 DRAM initialization (RESET_n pulled Low). The memory controller may use these data to configure the lane repair accordingly at the host; it may also use these data as a seed value for subsequent lane repair operations.

UpdateWR

When SOFT_LANE_REPAIR is the current instruction, the UpdateWR event will load the lane remapping data from the shift stage of the WDR into the lane repair shadow register and force the I/O lanes to be remapped accordingly. This remapping is non-persistent; it will be lost when RESET_n is pulled low or the device loses power. Pulling WRST_n low does not reset the lane repair shadow register.

When HARD_LANE_REPAIR is the current instruction, the UpdateWR event will load the lane remapping data from the shift stage of the WDR into the hard lane repair register. The controller must wait t_{HLREP} to allow the HBM3 DRAM to complete this operation and permanently store the repair vector.

Only a single broken lane can be repaired at a time, in order to limit the current constraint of the associated circuits. If multiple lanes are to be repaired, it is required to shift in the repair vectors for each broken lane sequentially, with all other lane repair setting = Fh, and initiate each actual lane repair with a separate UpdateWR event.

The UpdateWR event itself does not lead to an actual re-mapping of the I/O lanes. For such re-mapping to get effective it is required to initiate a chip reset by pulling RESET_n LOW for at least t_{PW_RESET}, which copies the repair vector from the hard lane repair register into the lane repair shadow register as shown in Figure 99.

13.5.15 SOFT_LANE_REPAIR and HARD_LANE_REPAIR (cont'd)

Table 124 — LANE_REPAIR Wrapper Data Register

| | | | EPAIR Wrapper Data Register |
|----------|-------------------|------|---|
| Bit | Bit Field | Type | Description |
| Position | | | |
| [39:36] | DWORD1_BYTE3[3:0] | R/W | Lane remapping applied to DWORD1 byte 3 0h: SEV3 1h - 8h: DQ56 - DQ63 9h: DBI7 Ah - Eh: Reserved Fh: No lane remapping (default) |
| [35:32] | DWORD1_BYTE2[3:0] | R/W | Lane remapping applied to DWORD1 byte 2 0h: SEV2 1h - 8h: DQ48 - DQ55 9h: DBI6 Ah - Eh: Reserved Fh: No lane remapping (default) |
| [31:28] | DWORD1_BYTE1[3:0] | R/W | Lane remapping applied to DWORD1 byte 1 0h: ECC3 1h - 8h: DQ40 - DQ47 9h: DBI5 Ah - Eh: Reserved Fh: No lane remapping (default) |
| [27:24] | DWORD1_BYTE0[3:0] | R/W | Lane remapping applied to DWORD1 byte 0 0h: ECC2 1h - 8h: DQ32 - DQ39 9h: DBI4 Ah - Eh: Reserved Fh: No lane remapping (default) |
| [23:20] | AWORD_RA[3:0] | R/W | Lane remapping applied to AWORD. 0h – 9h: R0 – R9 Ah – Eh: Reserved Fh: No lane remapping (default) |
| [19:16] | AWORD_CA[3:0] | R/W | Lane remapping applied to AWORD. 0h – 7h: C0 – C7 8h: APAR 9h: ARFU Ah – Eh: Reserved Fh: No lane remapping (default) |
| [15:12] | DWORD0_BYTE3[3:0] | R/W | Lane remapping applied to DWORD 0 byte 3 0h: SEV1 1h - 8h: DQ24 - DQ31 9h: DBI3 Ah - Eh: Reserved Fh: No lane remapping (default) |

Table 124 — LANE_REPAIR Wrapper Data Register (cont'd)

| Bit Position | Bit Field | Type | Description |
|-----------------|-------------------|------|--|
| [11:8] | DWORD0_BYTE2[3:0] | R/W | Lane remapping applied to DWORD0 byte 2 0h: SEV0 1h - 8h: DQ16 - DQ23 9h: DBI2 Ah - Eh: Reserved Fh: No lane remapping (default) |
| [7:4] | DWORD0_BYTE1[3:0] | R/W | Lane remapping applied to DWORD0 byte 1 0h: ECC1 1h - 8h: DQ8 - DQ15 9h: DBI1 Ah - Eh: Reserved Fh: No lane remapping (default) |
| [3:0] | DWORD0_BYTE0[3:0] | R/W | Lane remapping applied to DWORD0 byte 0 0h: ECC0 1h - 8h: DQ0 - DQ7 9h: DBI0 Ah - Eh: Reserved Fh: No lane remapping (default) |




Figure 99 — Registers Associated with Lane Repair Instructions

13.5.16 CHANNEL_DISABLE

This instruction disables the channel specified in WIR[12:8]. The instruction may only be issued after t_{INIT3} timing has been met and only before the CK clock is started for the first time. The disabled channel will transition into a safe low-power state where it does not respond to commands. It will disable all AWORD and DWORD input and output buffers including CK_t and CK_c, thus allowing all external signals to float. It will also not respond to EXTEST_RX, EXTEST_TX and CHANNEL_ID instructions. The channel's WSO output will remain active and drive a LOW.

A disabled channel can be enabled again by pulling both RESET_n and WRST_n to LOW and following the procedure described in the Initialization Sequence with Stable Power clause.

Wrapper Data Register

When CHANNEL_DISABLE is the current instruction, the data register as shown in Figure 100 — Channel Disable Instruction

Table 125 is connected between WSI and WSO.

CaptureWR

When CHANNEL DISABLE is the current instruction, the CaptureWR event will have no effect.

UpdateWR

When CHANNEL_DISABLE is the current instruction, the UpdateWR event will load the disable bit from the shift stage into the update stage of the WDR and asynchronously transition into a safe low power state when the bit is 1. Input and output buffers will be disabled latest after t_{CHDIS} .




Figure 100 — Channel Disable Instruction

13.5.16 CHANNEL_DISABLE (cont'd)

Table 125 — CHANNEL_DISABLE Wrapper Data Register

| Bit Position | Bit Field | Type | Description |
|-----------------|-----------|------|---|
| 0 | CH_DIS | W | 0 – Channel is enabled (default). Clearing the bit to 0 does not re-enable a channel. 1 – Channel is disabled |

13.5.17 CHANNEL TEMPERATURE

This instruction captures the channel's junction temperature. Temperature reporting is specified as a 9-bit field per SID: the LSB indicates the validity of the temperature sensor read-out, and the remaining 8 bits indicate the temperature in degrees Celsius.

Wrapper Data Register

When CHANNEL_TEMPERATURE is the current instruction, the data register as shown in Table 126 is connected between WSI and WSO.

CaptureWR

When CHANNEL_TEMPERATURE is the current instruction, the CaptureWR event load the temperature field values into the shift stage of the WDR.

UpdateWR

When CHANNEL TEMPERATURE is the current instruction, the UpdateWR event will have no effect.

13.5.17 CHANNEL TEMPERATURE (cont'd)

Table 126 — CHANNEL_TEMPERATURE Wrapper Data Register

| Bit | Bit Field | Type | Description | |
|----------|----------------------------|------|--|--|
| Position | Div I loiu | Type | Description | |
| [35:28] | CHANNEL_SID3_ TEMP[7:0] | R | Maximum temperature per channel for SID3 in Degrees Celsius. Same encoding as in CHANNEL_SID0_TEMP[7:0] | |
| 27 | CHANNEL_SID3_ VALID | R | Channel Temperature sensor output valid for SID3 0 – Invalid 1 – Valid | |
| [26:19] | CHANNEL_SID2_ TEMP[7:0] | R | Maximum temperature per channel for SID2 in Degrees Celsius. Same encoding as in CHANNEL_SID0_TEMP[7:0] | |
| 18 | CHANNEL_SID2_ VALID | R | Channel Temperature sensor output valid for SID2 0 – Invalid 1 – Valid | |
| [17:10] | CHANNEL_SID1_ TEMP[7:0] | R | Maximum temperature per channel for SID1 in Degrees Celsius. Same encoding as in CHANNEL_SID0_TEMP[7:0] | |
| 9 | CHANNEL_SID1_ VALID | R | Channel Temperature sensor output valid for SID1 0 – Invalid 1 – Valid | |
| [8:1] | CHANNEL_SID0_ TEMP[7:0] | R | Maximum temperature per channel for SID0 in Degree Celsius. Examples: 8'b 0000 0000 = - 40 °C 8'b 0010 1000 = 0 °C 8'b 0100 0001 = 25 °C 8'b 1010 0111 = 127 °C | |
| 0 | CHANNEL_SID0_ VALID | R | Channel Temperature sensor output valid for SID0 0 – Invalid 1 – Valid | |

NOTE 1 For unsupported SID fields the HBM3 DRAM will report the sensor output as invalid and the temperature as all zeros.

NOTE 2 Device may report the same maximum temperature value for all the channels within the same core-die or individual channel temperatures based on number of unique temperature sensors (Figure 101)

NOTE 3 If a channel is distributed across multiple dies (within the same SID), as shown in Figure 102, the device reports the maximum channel temperature value between the core-dies across which the channel is distributed

13.5.17 CHANNEL TEMPERATURE (cont'd)




Figure 101 — Example Channel Configuration 1




Figure 102 — Example Channel Configuration 2

13.5.18 WOSC RUN and WOSC COUNT

The WOSC_RUN and WOSC_COUNT instructions are associated with the WDQS Interval Oscillator in the HBM3 DRAM.

Wrapper Data Register

When WOSC_RUN is the current instruction, the WOSC_RUN wrapper data register as shown in Table 127 is connected between WSI and WSO[a:p], and the WSO outputs of all active channels drive the same data during ShiftWR events.

When WOSC_COUNT is the current instruction, the WOSC_COUNT wrapper data register as shown in Table 128 is connected between WSI and WSO[a:p], and the WSO outputs of all active channels drive the same data during ShiftWR events.

CaptureWR

When WOSC RUN is the current instruction, the CaptureWR event will have no effect.

When WOSC_COUNT is the current instruction, the CaptureWR event will load the WDQS oscillator count value into the shift stage of the WDR and update the WOSC_COUNT_VALID field of the WDR.

UpdateWR

When WOSC_RUN is the current instruction, the UpdateWR event will load the value from the shift stage into the update stage and start or stop the WDQS Interval Oscillator.

When WOSC COUNT is the current instruction, the UpdateWR event will have no effect.

Table 127 — WOSC_RUN Wrapper Data Register

| | 1 abic 127 | 11 050_1 | NOT Wrapper Data Register | | | |
|---------------|-----------------|----------|---|--|--|--|
| Bit Bit Field | | Type | Description | | | |
| Position | | | | | | |
| 0 | WOSC_START_STOP | W | 0 – Stop WDQS Interval Oscillator (default) 1 – Start WDQS Interval Oscillator | | | |
| | | | | | | |

Table 128 — WOSC COUNT Wrapper Data Register

| Bit Position | Bit Field | Type | Description |
|-----------------|------------------|------|--|
| [24:1] | WOSC_COUNT_VALUE | R | Oscillator count value. Range 0 to 2 ²⁴ -1 |
| [0] | WOSC_COUNT_VALID | R | 0 – Count is invalid (default) 1 – Count is valid |

NOTE 1 The WDQS oscillator count value is used to train WDQS to the data valid window. The value reported in this WDR can be used by the memory controller to periodically adjust the phase of WDQS relative to data.

NOTE 2 The contents of bits [23:0] is reset by starting the oscillator.

13.5.19 ECS Error Log

This instruction is used to capture ECS Error Log information reading from the WDR. The registers in this instruction are associated with the Error type and Error address(position) as the ECS operation result during ECS period. The error types are NE, CE_S, CE_M, UE. The encoding of error types is the same as burst position 4~7 of severity transmission in Table 59. See clause of Error Check and Scrub(ECS). HBM3 device will store detailed information about errors detected during ECS operation period. The latest logging information will follow priority update rule in the following order such as UE, CE_M, CE_S, NE of Table 57. In case of CE_S, error information would be logged in HBM3 for host-polling when #ERRECS during current or previous ECS period is larger than the #ERRTH, where the #ERRECS means accumulated the number of errors events detected during previous ECS period, not the number of error bits. At this time the error address will be logged and readout through IEEE1500 WSO. The registers logged ECS error information will be cleared by host.

Wrapper Data Register

When the ECS Error Log instruction is updated the data register as shown in Table 129 is connected between WSI and WSO.

CaptureWR

When ECS Error Log is the current instruction, the CaptureWR event will load the respective error log field values into the shift stage of the WDR.

UpdateWR

When ECS Error Log is the current instruction, the UpdateWR event will have no effect.

13.5.19 ECS Error Log (cont'd)

Table 129 — ECS Error Log Wrapper Data Register

| Table 129 — ECS Error Log Wrapper Data Register | | | | | |
|---|--------------------|------|---|--|--|
| Bit | Bit Field | Type | Description | | |
| Position | | | | | |
| [215:190] | SID3_PC1_ECS[25:0] | R | ECS error log for SID3, PC1 Same encoding as in SID0_PC0_ECS | | |
| 189 | SID3_PC1_ECS_VALID | R | ECS error log valid of SID3, PC1 Same encoding as in SID0_PC0_ECS_VALID | | |
| [188:163] | SID3_PC0_ECS[25:0] | R | ECS error log for SID3, PC0 Same encoding as in SID0_PC0_ECS | | |
| 162 | SID3_PC0_ECS_VALID | R | ECS error log valid of SID3, PC0 Same encoding as in SID0_PC0_ECS_VALID | | |
| [161:136] | SID2_PC1_ECS[25:0] | R | ECS error log for SID2, PC1 Same encoding as in SID0_PC0_ECS | | |
| 135 | SID2_PC1_ECS_VALID | R | ECS error log valid of SID2, PC1 Same encoding as in SID0_PC0_ECS_VALID | | |
| [134:109] | SID2_PC0_ECS[25:0] | R | ECS error log for SID2, PC0 Same encoding as in SID0_PC0_ECS | | |
| 108 | SID2_PC0_ECS_VALID | R | ECS error log valid of SID2, PC0 Same encoding as in SID0_PC0_ECS_VALID | | |
| [107:82] | SID1_PC1_ECS[25:0] | R | ECS error log for SID1, PC1 Same encoding as in SID0_PC0_ECS | | |
| 81 | SID1_PC1_ECS_VALID | R | ECS error log valid of SID1, PC1 Same encoding as in SID0_PC0_ECS_VALID | | |
| [80:55] | SID1_PC0_ECS[25:0] | R | ECS error log for SID1, PC0 Same encoding as in SID0_PC0_ECS | | |
| 54 | SID1_PC0_ECS_VALID | R | ECS error log valid of SID1, PC0 Same encoding as in SID0_PC0_ECS_VALID | | |
| [53:28] | SID0_PC1_ECS[25:0] | R | ECS error log for SID0, PC1 Same encoding as in SID0_PC0_ECS | | |
| 27 | SID0_PC1_ECS_VALID | R | ECS error log valid of SID0, PC1 Same encoding as in SID0_PC0_ECS_VALID | | |
| [26:1] | SID0_PC0_ECS[25:0] | R | ECS error log for SID0, PC0 [25:22] – Bank address BA[3:0] [21:7] – Row address RA[14:0] [6:2] – Column address CA[4:0] [1:0] – Error Type[1:0] 00b: NE 01b: CEs 10b: UE 11b: CEm | | |
| 0 | SID0_PC0_ECS_VALID | R | ECS error log valid for SID0, PC0 0 – Invalid (default) 1 – Valid | | |

13.5.20 **HS_REP_CAP**

The HS_REP_CAP instruction tells the host whether a bank(s) has resources for either hard repair or soft repair. For each bank of the DRAM, the Gray-coded encoding indicates whether there are no resources, 1 resource or 2 or more resources.

This instruction shall be used by the host before performing any hard of soft repair. This register will be updated with the completion of a hard repair only. The DRAM may also share resources with self repair. In this case the completion of self repair will also update this register. The sharing of resources between hard/soft repair and self repair is vendor specific and identified in the SHARED_REP_RES field of the DEVICE ID.

Wrapper Data Register

When HS_REP_CAP is the current instruction, the wrapper data register as shown in Table 130 is connected between WSI and WSO.

CaptureWR

When HS_REP_CAP is the current instruction, the CaptureWR event will load the resource field value into the shift stage register.

UpdateWR

When HS REP CAP is the current instruction, the UpdateWR event will have no effect.

Table 130 — HS_REP_CAP Wrapper Data Register

| | 1 abic 150 115_K | Wrapper Bata Register | |
|-----------------|--------------------|-----------------------|--|
| Bit Position | Bit Field | Type | Description |
| [255:192] | HS_REPAIR_RES_SID3 | R | SID3 PC0 Banks [15:0] and PC1 Banks [15:0] |
| [191:128] | HS_REPAIR_RES_SID2 | R | SID2 PC0 Banks [15:0] and PC1 Banks [15:0] |
| [127:64] | HS_REPAIR_RES_SID1 | R | SID1 PC0 Banks [15:0] and PC1 Banks [15:0] |
| [63:32] | HS_REPAIR_RES_SID0 | R | SID0 PC1 Banks [15:0] |
| [31:2] | | | SID0 PC0 Banks [15:1] |
| [1:0] | | | Resources available for SID0 PC0 Bank 0 |
| | | | 00b: No resource available |
| | | | 01b: 1 resource 10b: Reserved |
| | | | 11b: 2 or more resources |

13.5.21 SELF REP and SELF REP RESULTS

The SELF REP and SELF REP RESULTS instructions are associated with HBM3 self repair.

Wrapper Data Register

When SELF_REP is the current instruction, the SELF_REP wrapper data register as shown in Table 131 is connected between WSI and WSO.

When SELF_REP_RESULTS is the current instruction, the SELF_REP_RESULTS wrapper data register as shown in Table 132 is connected between WSI and WSO.

CaptureWR

When SELF_REP is the current instruction, the CaptureWR event will capture the SR_PROGRESS to the shift stage register.

When SELF_REP_RESULTS is the current instruction, the CaptureWR event will capture the SID[3:0] RESULTS to the shift stage register.

UpdateWR

When SELF_REP is the current instruction, the UpdateWR event will copy the SELFR_REF_RATE, SID-SELECT and REP_TYPE into the update stage register.

When SELF REP RESULTS is the current instruction, the UpdateWR event will have no effect.

13.5.21 SELF_REP and SELF_REP_RESULTS (cont'd)

Table 131 — SELF REP Wrapper Data Register

| Bit | Bit Field | Type | Description |
|----------|------------------------------|------|--|
| Position | 201700 | 1310 | 23301.p.0.1 |
| [8] | SHARED_OVERRIDE ² | W | Ob: DRAM must leave 1 resource when resources shared (default) 1b: DRAM can use all resources for Self-repair when shared |
| [7:6] | SELFR_REP_RATE | W | 00b: 1 x tREFI 01b: 0.5 x tREFI 10b: 0.25 x tREFI 11b: Reserved |
| [5:4] | SID_SELECT | W | 00b: SID0 01b: SID1 10b: SID2 11b: SID3 |
| [3:2] | REP_TYPE | W | 11b: Run self-test and auto-repair 10b: Auto-repair only 01b: Run self-test only and no auto-repair 00b: Disabled/Cancel1 |
| [1:0] | SR_PROGRESS | R | 00b: Not running (default) 01b: Self-test in progress 10b: Auto-repair in progress 11b: Complete |

NOTE 1 Cancel will only stop the SELF_REPAIR when the self-test is in progress (SR_PROGRESS = 01b) and SR_PROGRESS is set to 00b (not running) after cancel.

NOTE 2 When resources are shared between self and hard/soft repair the SHARED_OVERRIDE field allows the DRAM to use all the resources for self repair. When the resources are not shared the field is do not care.

Table 132 — SELF REP RESULTS Wrapper Data Register

| Table 132 — SELF_REI_RESULTS Wrapper Data Register | | | | | | | |
|--|--------------|------|---|--|--|--|--|
| Bit Bit Field | | Type | Description | | | | |
| Position | | | | | | | |
| [7:6] | SID3_RESULTS | R | SID3 SELF_REP results | | | | |
| [5:4] | SID2_RESULTS | R | SID2 SELF_REP results | | | | |
| [3:2] | SID1_RESULTS | R | SID1 SELF_REP results | | | | |
| [1:0] | SID0_RESULTS | R | SID0 SELF_REP results 00b: SELF_REP test has not run since INIT or No | | | | |
| | | | fails remain after most recent run 01b: Fail(s) remain 10b: Unrepairable fail(s) remain | | | | |
| | | | 11b: SELF_REP should be run again | | | | |

NOTE 1 For unsupported SID fields, the DRAM will report the results as 00b (SELF-REPAIR test has not run).

NOTE 2 DRAM may report the same SELF_REPAIR_RESULTS value for all the channels within the same core-die or individual results.

13.6 Interaction with Mission Mode Operation

Table 133 defines the interaction of the various IEEE1500 instructions with mission mode operation, and any instruction exit requirements (see also Table 108 for all IEEE1500 instructions).

Table 133 — IEEE1500 Port Instruction Interactions

| | Table 133 — II | EEE1500 Port Instruction Intera | actions | | |
|---|--|--|--|--|--|
| | Instruction | Interaction with Mission Mode | Post Instruction Requirements | | |
| BYPASS DWORD_MISR ¹ AWORD_MISR ¹ READ_LFSR_COMPARE_STICKY ¹ DEVICE_ID TEMPERATURE MODE_REGISTER_DUMP_SET (dump) CHANNEL_TEMPERATURE WOSC_RUN WOSC_COUNT ECS_ERROR_LOG SELF_REP_RESULTS HS_REP_CAP | | Instructions may be used at any time. Core memory content is retained if refresh specifications are met. | None | | |
| SOFT_L MODE | EPAIR ^{2, 5} ANE_REPAIR ² REGISTER_DUMP_SET (set) D_MISR_CONFIG ³ | Core memory content is retained if refresh specifications are met. | Meet IEEE1500 Port AC Timings (see Table) | | |
| MBIST CHANN HARD_I HARD_I | REPAIR ⁴ LANE_REPAIR ⁴ EL DISABLE | HBM3 interface state and core memory content are not defined. | Reset | | |
| NOTE 1 | | egisters has no interaction with mission n memory content loss unless the channel i | | | |
| NOTE 2 Soft memory array and lane repairs imply that memory content is at least partially incorrect. While the HBM3 DRAM imposes no restrictions on the interface state and memory content, the host should consider the health of The memory content based on the repair(s) being applied. | | | | | |
| NOTE 3 | See HBM3 Loopback Test Modes for | proper sequencing of the AWORD MISF | R test modes. | | |
| NOTE 4 | Supported when the self/hard repair of | e repairs involve blowing fuses. Normal operations are used. A chip reset with RES rning the HBM3 DRAM to normal opera | SET_n pulled LOW is required after | | |
| NOTE 5 | | the channel is held in bank idle state from | | | |

instruction is loaded in the WIR until the SOFT_REPAIR instruction is unloaded.

13.7 IEEE1500 Test Port AC Timing Parameters

Table 134 — IEEE1500 Test Port AC Timings

| Parameter | Symbol | | | Unit | Notes |
|---|---------------------|-----------------------|------------|--------------------|-------|
| | | Min | Max | | |
| IEEE1500 | Port I/O Tin | nings | | - | |
| WRCK clock period | t _{CKTP} | 20 | - | ns | |
| WRCK clock high pulse width | t _{CKTPH} | 0.45 | - | t _{CKTP} | |
| WRCK clock low pulse width | t _{CKTPL} | 0.45 | - | t _{CKTP} | |
| WRST_n pulse width low | t _{WRSTL} | 100 | - | ns | |
| IEEE1500 port operation after WRST_n deassertion | t _{WINIT1} | 3 | - | t _{CKTP} | |
| Rising WRST_n edge to WRCK setup time | t _{SWRST} | | - | ns | |
| WSP input setup time to WRCK rising edge | t_{SR} | | - | ns | 3 |
| WSP input hold time from WRCK rising edge | t _{HR} | | - | ns | 3 |
| WSP input setup time to WRCK falling edge | $t_{ m SF}$ | | - | ns | 4 |
| WSP input hold time from WRCK falling edge | t _{HF} | | - | ns | 4 |
| WSO output valid time from WRCK falling edge | t _{OVWSO} | - | | ns | 5 |
| EXTEST_RX Ins | truction Rela | ted Timings | | | |
| Input setup time to WRCK rising edge | t_{SEXT} | | | ns | 6 |
| Input hold time from WRCK rising edge | t _{HEXT} | | | ns | 6 |
| EXTEST_TX Ins | truction Rela | ted Timings | | | |
| Output valid time from WRCK rising edge | t _{OVEXT} | - | | ns | 7 |
| HBM3_RESET In | struction Rel | ated Timings | | | |
| HBM_RESET instruction minimum active time | t_{RES} | t _{PW_RESET} | - | ns | 8 |
| SOFT_REPAIR and HARD_ | REPAIR Inst | ruction Relat | ed Timings | | |
| SOFT_REPAIR minimum waiting time | t_{SREP} | | - | ns, μs or nWRCK | 9 |
| HARD_REPAIR minimum waiting time | $t_{ m HREP}$ | | - | ns, µs or nWRCK | 10 |
| DWORD_MISR and AWOR | D_MISR Inst | ruction Relat | ed Timings | | |
| DWORD and AWORD MISR data capture to WDR data capture delay | t _{SMISR} | | - | ns | 11 |
| CHANNEL_ID In | struction Rel | ated Timings | | | |
| Output high time from WRCK falling edge | t _{OVCHN} | - | | ns | 12 |
| Output return to default state delay | t _{OZCHN} | - | | ns | 13 |
| | • | · | | | |

Table 134 — IEEE1500 Test Port AC Timings (cont'd)

| Parameter | Symbol | Values | | Unit | Notes | | |
|---|-----------------------|------------------|-----|----------|-------|--|--|
| | | Min | Max | | | | |
| Mode_Register_Dump_Set Instruction Related Timings | | | | | | | |
| WDR update to Mode Register valid delay | t_{UPDMRS} | | - | ns | 14 | | |
| MRS command to WDR data capture delay | $t_{ m MRSS}$ | t _{MOD} | - | nCK | 15 | | |
| AWORD_MISR_CONFIG Instruction Related Timings | | | | | | | |
| AWORD MISR configuration to MISR operation delay | t_{CMISR} | | - | ns | 16 | | |
| SOFT_LANE_REPAIR and HARD_LANE_REPAIR Instruction Related Timings | | | | | | | |
| SOFT_LANE_REPAIR minimum waiting time | $t_{\rm SLREP}$ | | - | ns or μs | 17 | | |
| HARD_LANE_REPAIR minimum waiting time | t_{HLREP} | | - | ns or μs | 18 | | |
| CHANNEL_DISABLE Instruction Related Timing | | | | | | | |
| Channel disable to input and output buffer disable delay | t_{CHDIS} | | | ns or μs | 19 | | |

- NOTE 1 AC timing parameters apply to each channel of the HBM3 device independently except for timings related to IEEE1500 input pins that are common to all channels. No timing parameters are specified across channels, and all channels operate independently of each other.
- NOTE 2 All parameters assume proper device initialization.
- NOTE 3 Parameter applies to WSI, SelectWIR, ShiftWR, and CaptureWR inputs.
- NOTE 4 Parameter applies to UpdateWR input.
- NOTE 5 Parameter applies to WSO output changes resulting from Wrapper Instruction Register (WIR), Wrapper Bypass Register (WBY) or any Wrapper Data Register (WDR) shift operation.
- NOTE 6 Parameter applies to all HBM3 inputs and bidirectional IOs in the CaptureWR cycle when the active instruction is EXTEST RX.
- NOTE 7 Parameter applies to all HBM outputs and bidirectional IOs in the ShiftWR cycle when the active instruction is EXTEST_TX.
- NOTE 8 Parameter applies when the active instruction is HBM_RESET; it is measured from either the falling WRCK edge that loads the HBM_RESET instruction in the UpdateWIR cycle (in case no WDR is associated with the instruction) or the falling WRCK edge that sets the WDR bit to '1' in the UpdateWR cycle (in case a WDR is associated with the instruction) until either the HBM_RESET instruction is invalidated or the WDR bit is set back to '0'. The minimum value equals the RESET in minimum low time with stable power (tpw_RESET).
- NOTE 9 Parameter applies when the active instruction is SOFT_REPAIR; it describes the minimum time for the HBM3 device to perform the internal soft repair; it is measured from the falling WRCK edge that loads the repair vector and repair start bit in the UpdateWR cycle until the instruction is invalidated.
- NOTE 10 Parameter applies when the active instruction is HARD_REPAIR; it describes the minimum time for the HBM3 device to perform the internal hard repair; it is measured from the falling WRCK edge that loads the repair vector and repair start bit in the UpdateWR cycle until the instruction is invalidated.
- NOTE 11 Parameter applies when the active instruction is DWORD_MISR or AWORD_MISR; it is measured from the last CK clock that updates the data in the respective MISR until the rising WRCK edge associated with the CaptureWR cycle that copies the MISR data into the WDR shift register.
- NOTE 12 Parameter applies when the active instruction is CHANNEL_ID; it describes the maximum duration from either the falling WRCK edge that sets the CHANNEL_ID instruction in the UpdateWIR cycle (when no WDR is associated with the instruction) or the falling WRCK edge in the UpdateWR cycle that sets the enable bit in the WDR to '1' (when a WDR is associated with the instruction) until the bidirectional IOs drive a High.

Table 134 — IEEE1500 Test Port AC Timings (cont'd)

| | Table 134 — IEEE1 | Soo restroi | t AC TIIII | ings (cont u) | | | |
|---------|---|----------------------|---------------|------------------|------|--------------|--|
| | Parameter | Symbol | Va | alues | Unit | Notes | |
| | | | Min | Max | | | |
| NOTE 13 | NOTE 13 Parameter applies when the active instruction is CHANNEL_ID; it describes the maximum duration from either the falling WRCK edge that sets any instruction other than CHANNEL_ID instruction in the UpdateWIR cycle (when no WDR is associated with the instruction) or the falling WRCK edge in the UpdateWR cycle that sets the enable bit in the WDR to '0' (when a WDR is associated with the instruction) until the bidirectional IOs return to their default state. | | | | | | |
| NOTE 14 | OTE 14 Parameter applies when the active instruction is MODE_REGISTER_DUMP_SET; it describes the minimum required delay between the falling WRCK edge in the UpdateWR cycle that loads the Mode Registers from the WDR shift register until any valid command other than RNOP and CNOP can be issued at the command interface. | | | | | | |
| NOTE 15 | Parameter applies when the active instruction is MODE_REGISTER_DUMP_SET; it describes the minimum required delay between the last MRS command that loads any Mode Register and the rising WRCK edge in the CaptureWR cycle that copies the Mode Register content into the WDR shift register. | | | | | | |
| NOTE 16 | Parameter applies when the active instruction is AWORD_MISR_CONFIG; it describes the minimum required delay between the falling WRCK edge in the UpdateWR cycle that loads the AWORD MISR configuration until the MISR configuration is valid for any subsequent AWORD or DWORD MISR operation in the CK clock domain. | | | | | ration until | |
| NOTE 17 | Parameter applies when the active instruct HBM3 device to perform the internal soft repair vector in the UpdateWR cycle unti | t lane repair; it is | measured from | om the falling W | | | |
| NOTE 18 | Parameter applies when the active instruct HBM3 device to perform the internal har repair vector in the UpdateWR cycle unti | d lane repair; it i | s measured fi | om the falling V | | | |
| NOTE 19 | Parameter applies when the active instruction disabling the channel's input and output CHANNEL_DISABLE WDR to 1. | | | | | iting time | |

13.7 IEEE1500 Test Port AC Timing Parameters (cont'd)




Figure 103 — IEEE1500 Port Input and Output Timings




Figure 104 — IEEE1500 EXTEST_RX and EXTEST_TX Instruction Related Timings




Figure 105 — IEEE1500 SOFT_REPAIR and HARD_REPAIR Instruction Related Timings

13.7 IEEE1500 Test Port AC Timing Parameters (cont'd)






Figure 106 — IEEE1500 Soft_Lane_Repair And Hard_Lane_Repair Instruction Related Timings



NOTE 1 Same timings for data inputs and DWORD MISR with DWORD_MISR instruction.

NOTE 2 tOVWSO = 0 for illustration purpose.


Figure 107 — IEEE1500 DWORD_MISR / AWORD_MISR Instruction Related Timings



NOTE 1 tOVCHN and tOZCHN refer to set/reset of the Enable bit in the WDR.

Figure 108 — IEEE1500 CHANNEL_ID Instruction Related Timings

13.7 IEEE1500 Test Port AC Timing Parameters (cont'd)



A.C. = any command allowed in bank idle state.

Figure 109 — IEEE1500 MODE_REGISTER_DUMP_SET Instruction Related Timings

13.8 Boundary Scan

The HBM3 DRAM supports a boundary scan chain per channel via the IEEE1500 test port. The boundary scan operation is associated with IEEE1500 test port instructions EXTEST RX and EXTEST TX.

Scan data is shifted in through WSI and out through the respective WSO, based on the active channel selections in the WIR (see Table 107). All functional pins are included in the boundary scan chains. Table 110 lists the micro-bump boundary scan chain order. Bit position 0 is the first bit shifted in on WSI and out on the WSOs.

Three global pins in the MIDSTACK area are routed to the channel n and o scan chains: TEMP[1:0] are associated with channel o, and CATTRIP is associated with channel n. The boundary scan chain length for all channels is 122 bits (see Table 110), with dummy WDR bit padding as needed on the MSB end of the chains. Matched length boundary scan chains allow all channel chains to be loaded with matching data with one shift operation when WIR[12:8] = 1Fh.

All input-only and output-only pins are implemented as bi-directionals to aid in SIP package level testing and fault isolation. Effectively, all pins support both EXTEST RX and EXTEST TX instructions.

I/O signals power up in input mode by default. As soon as EXTEST_TX becomes the current instruction, the I/Os will change to output mode, and the outputs will drive the values shifted into the WDR shift stage.

When EXTEST_RX is the current instruction, all functional pins of the selected channel(s) enter a High-Z state, including the output-only pins AERR, DERR, RDQS_t/RDQS_c, TEMP and CATTRIP. On a subsequent CaptureWR event the pins will capture the input values into the WDR shift stage.

Boundary scan mode entry may be asserted at any time after device initialization and before normal memory operation has commenced, e.g. before the CK clock has started to toggle. Upon exiting the scan mode, the state of the HBM3 DRAM is unknown and the integrity of the data content of the memory array is not guaranteed and therefore the reset initialization sequence is required before returning to normal operation.



Standard Improvement Form

JEDEC Standard <u>JESD238</u>

The purpose of this form is to provide the Technical Committees of JEDEC with input from the industry regarding usage of the subject standard. Individuals or companies are invited to submit comments to JEDEC. All comments will be collected and dispersed to the appropriate committee(s).

If you can provide input, please complete this form and return to:

JEDEC Fax: 703.907.7583 Attn: Publications Department 3103 North 10th Street Suite 240 South Arlington, VA 22201-2107 I recommend changes to the following: Requirement, clause number Test method number Clause number The referenced clause number has proven to be: Unclear Too Rigid In Error 2. Recommendations for correction: 3. Other suggestions for document improvement: Submitted by Name: E-mail: Company: Address: City/State/Zip:

