

Resistive Memories Based on Amorphous Films

Wei Lu

University of Michigan
Electrical Engineering and Computer
Science


Crossbar Inc




Introduction

Hysteretic resistive switches and crossbar structures


- Simple structure
 - Formed by two-terminal devices
 - Not limited by transistor scaling
- Ultra-high density
 - NAND-like layout, cell size $4F^2$
 - Terabit potential
- Large connectivity
- Memory, logic/neuromorphic applications



single-cell structure




crossbar Structure



Resistive Switching Memory

Classification of the working principle




Material Impact



Switching Polarity



Primary Mechanism




**ITRS_ERD
workshop,
April 2010**

RRAM – ECM Cell

ElectroChemical Metallization Cell



- Switching type: bipolar
- Electric field-driven redox chemical effect
- Metal filament formation
- Electrode plays active role (Ag or Cu)
- Materials: chalcogenides (e.g. GeS, GeSe, ...), other amorphous films (e.g. oxides, a-Si, a-C, ...)



Schindler et al., Proc. IEEE Non-volatile Memory Technology Symp. 82, 2007.

ECM: Visualization of Filament

- **Ag/SiO₂/Pt structure, sputtered SiO₂ film**
- **The filament grows from the IE backwards toward the AE**
- **Branched structures were observed with wider branches pointing to the AE**
- **Single filament dominates**




Yang, Gao, Chang, Gaba, Pan, and W. Lu, Nature Communications, 3, 732, 2012.

Visualization of Filament, TEM


Ag/SiO₂/Pt structure

- A single filament dominates the switching process

Before erasing




After erasing



Yang, Gao, Chang, Gaba, Pan, and W. Lu, *Nature Communications*, 3, 732, 2012.

Compositional Analysis of the filament

Ag filament in SiO_2



The filament was verified to be composed of elemental fcc Ag particles (i.e. not Ag ions or oxides)

Thin Ag filaments are not stable and naturally break into discrete Ag particles


High conductance can be maintained when the particles are closely spaced

Yang, Gao, Chang, Gaba, Pan, and W. Lu, *Nature Communications*, 3, 732, 2012.


Compositional Analysis of the filament

Ag filament in a-Si

HRTEM, showing the particles are (111) Ag with fcc structure



Ag particles forming the filament











- The filament was verified to be composed of elemental fcc Ag particles
- Thin Ag filaments are not stable and naturally break into discrete Ag particles

Yang, Gao, Chang, Gaba, Pan, and W. Lu, *Nature Communications*, 3, 732, 2012.


Visualization of Ag Filament, in-situ TEM

Bulk RRAM on W probe




a-Si RRAM Crossbar Structure

Pillar structure



- Two terminal resistance switching device
- Ag inside a-Si matrix
- Small cell size, $< 50 \text{ nm} \times 50 \text{ nm}$ (density $> 10^{10}/\text{cm}^2$)
- CMOS compatible materials and processes




Crossbar array




Jo et al. *Nano Lett.*, 8, 392 (2008)

Kim, Jo, W. Lu, *Appl. Phys. Lett.* 96, 053106 (2010)

Resistance Switching Characteristics





Sneak path involves one reverse-biased cell



Jo, Kim, W. Lu, *Nano Lett.*, 8, 392 (2008)
Kim, Jo, W. Lu, *Appl. Phys. Lett.* 96, 053106 (2010)

Endurance and Speed





- > **1e8 W/E endurance**
- > **1e6 on/off**
- > **Can be switched within 50ns**

Jo et al. *Nano Lett.*, 8, 392 (2008)

Write/Read/Erase/Read pulse : 50nsec ,5V
/50usec, 0.7V /100nsec, -3.5V /50usec, 0.7V

Kim et al, *Appl. Phys. Lett.* 96, 053106
(2010)

Multi-Level Storage





- up to 8 levels (3 bits) per cell demonstrated
- cell resistance controlled by the current-limiting control resistor



Jo et al. *Nano Lett.* 9, 496-500 (2009).

Kim et al, *Appl. Phys. Lett.* 96, 053106 (2010)

Integrated Crossbar Array/CMOS System




- Low-temperature process, RRAM array fabricated on top of CMOS
- CMOS provides address mux/demux
- RRAM array: 100nm pitch, 50nm linewidth with density of 10Gbits/cm²
- CMOS units – larger but fewer units needed. 2n CMOS cells control n² memory cells



“1R” array, no external selectors or diodes



Integrated Crossbar Array/CMOS System



Kim, Gaba, Wheeler, Cruz-Albrecht, Srivinar, W. Lu *Nano Lett.*, 12, 389–395 (2012).

Integrated Crossbar Array/CMOS System

I-V of the integrated Crossbar/CMOS system




- Tight distribution from 256 devices measured
- Devices shown good on/off and intrinsic diode characteristics

Kim, Gaba, Wheeler, Cruz-Albrecht, Srivinara, W. Lu *Nano Lett.*, 12, 389–395 (2012).


Integrated Crossbar Array/CMOS System

- **Crossbar array operation, array written followed by read**
- **Programming and reading through integrated CMOS address decoders**
- **Each bit written with a single 3.5V, 100us pulse**

Stored/retrieved array 1




Stored/retrieved array 2



Results from a 40x40 crossbar array integrated on CMOS



Integrated Crossbar Array/CMOS System

- 1 and 0 states are clearly distinguishable from the 1600 cells in the crossbar
- Target $R_{on} = 500k$



Kim et al. *Nano Lett.*, 12, 389–395 (2012).

Multi-Level Storage




- Different on-states can be obtained by changing R_s
- Tight resistance distribution can still be obtained for multi-level storage

Kim et al. *Nano Lett.*, 12, 389–395 (2012).

From Lab to Fab

- ▶ **Crossbar Inc** - Startup company founded in 2010 to fabricate a-Si based RRAM in commercial fab.
- ▶ Fully VC-funded, Silicon Valley HQ
 - CMOS compatible process with superior proven performance
 - Currently has ~ 20 full-time staffs



Crossbar Inc's non-volatile memory technology

RRAM array fabricated on 8" wafers in a commercial fab

- **CMOS** Compatible
- **3D** Stackable, Scalable Architecture – Low thermal budget process
- **Architectures** proven include multiple Via schemes and Subtractive etching

Model Development

$$i = G(w, v)v$$

$$\dot{w} = f(w, v)$$

First order model:

Two equations describing switching behavior

w : state variable

I-V equation, tunneling through a barrier with thickness of $w-l$ with barrier height ψ



$$I = \frac{eA}{2\pi\hbar(w-l)^2} \left[\left(\psi - \frac{eV}{2} \right) e^{-\frac{4\pi(w-l)}{h}(2m)^{1/2} \sqrt{\psi - \frac{eV}{2}}} - \left(\psi + \frac{eV}{2} \right) e^{-\frac{4\pi(w-l)}{h}(2m)^{1/2} \sqrt{\psi + \frac{eV}{2}}} \right] \quad (1)$$

Series resistor

l is the length of the filament, determined by Eq. 2

$$\frac{dl}{dt} = \frac{\Delta d}{\tau_0} \left[e^{\left(\frac{V/E_0}{w-l} \right)} - e^{\left(-\frac{V/E_0}{w-l} \right)} \right] \quad (2)$$

$$E_0 = \frac{2kT}{e\Delta d} \quad \Delta d \text{ is the step length of the filament}$$




$$V + I \times R_S = V_a \quad (3)$$

The voltage across the device V is related to I and applied voltage V_a


P. Sheridan, K. Kim, W. Lu, *Nanoscale* 3, 3833 (2011).

SPICE Model – DC Sweep


- Direct SPICE simulation to predict RRAM switching dynamics.
- Threshold effect, multi-level, exponential dependence of switching time on voltage captured



Filament length vs. applied voltage





Device current vs. applied voltage



Device voltage vs. applied voltage

P. Sheridan, K. Kim, W. Lu, *Nanoscale* 3, 3833 (2011).

SPICE Model, Transient Effects




•RRAM switching transient effects captured in SPICE

P. Sheridan, K. Kim, W. Lu, *Nanoscale* 3, 3833 (2011).


Redox Memory – Valency Change Cell

- Materials: TiO_2 , HfO_2 , TaO_x ...
- Switching type: bipolar
- Electric field-driven redox chemical effect
- Oxygen exchange between two pre-defined oxide layers
- “bulk” effect or filament effect
- On/off, uniformity






Valency-Change Devices Based on TaOx




Bipolar switching



Valency-Change Devices Based on TaOx




Sneak path problem in passive Crossbar arrays




Complementary Resistive Cell based on TaOx

CRS switching



- Internal distribution of V_o can be used to represent the cell state
- Both 0 and 1 can have a high-resistive layer and are of high resistance at low bias
- All 4 states need to be accessed during CRS operation



**Y. Yang, P. Sheridan,
and W. Lu, *Appl. Phys.
Lett.* 100, 203112
(2012)**

Acknowledgements

Grad students:

**Sung-Hyun Jo, *Kuk-Hwan Kim
Siddharth Gaba, *Ting Chang
Patrick Sheridan, ShinHyun Choi
Jiantao Zhou, Chao Du, Jihang
Lee, Wen Ma, *Eric Dattoli
Wayne Fung, Lin Chen
*Seok-Youl Choi, *Woo Hyung Lee*

Collaborators:

- Dr. N. Srinivasa, Dr. D. Wheeler, Dr. T. Hussain. Dr. J. Cruz-Albrecht, HRL Labs,
- Prof. Z. Zhang, Prof. P. Mazumder, Prof. M. Zochowski, UM,
- Prof. D. Strukov, UCSB,
- Prof. J. Hasler, GeorgiaTech,
- Prof. G. Guo, Prof. T. Tu, USTC, China
- Prof. R. Li, CAS, China

PostDocs:

*Dr. Yuchao Yang
*Dr. Zhongqing Ji
* Dr. Qing Wan*

Funding:

- National Science Foundation (ECS-0601478, CCF-0621823, ECCS-0804863, CNS-0949667, CAREER ECCS-0954621).
- DARPA SyNAPSE program
- DARPA UPSIDE program
- Air Force MURI program, Air Force q-2DEG program, Engineering Translational Research (ETR) Grant

Visiting scholars:

*Dr. L. Liu
Xiaojie Hao

* alumni

