

A Cross Point Cu-ReRAM with a Novel OTS Selector for Storage Class Memory Applications

Shuichiro Yasuda, Kazuhiro Ohba, Tetsuya Mizuguchi, Hiroaki Sei, Masayuki Shimuta, Katsuhisa Aratani,
Tsunenori Shiimoto, Tetsuya Yamamoto, Takeyuki Sone, Seiji Nonoguchi, Jun Okuno,
Akira Kouchiyama, Wataru Otsuka, and Keiichi Tsutsui
Sony Semiconductor Solutions Corporation, Atsugi, Kanagawa, Japan (e-mail: ShuichiroA.Yasuda@jp.sony.com)

Abstract

This paper demonstrates a cross point Cu based Resistive Random Access Memory (Cu-ReRAM) technology suitable for Storage Class Memory (SCM) applications. Two key technologies have been developed for large capacity of 100Gb-class SCM with 100 ns program speed and 10M cycles of program endurance. One is tight resistance distributions of Cu-ReRAM by inserting a barrier layer to prevent excess intermixing. The other is a novel Boron and Carbon (BC) based Ovonic Threshold Switch (OTS) selector which meets requirements for large cross point arrays with low leakage current, low threshold voltage variability, and high endurance.

Introduction

ReRAM is a promising technology for SCM applications [1-3]. Compared to a 1T1R configuration, a cross point configuration can reduce bit cost of the memory chip because $4F^2$ cell size and 3D cell stacking are feasible [4, 5]. A cross point memory cell is usually composed of a nonvolatile memory device and a selector device which reduces sneak current. A bidirectional selector is required to operate a bipolar Cu-ReRAM. Various kinds of bidirectional selectors are reported in order to select a bit in a large cross point array [6-10]. In this work, we demonstrate that a stack of a novel BC based OTS selector and an improved Cu-ReRAM can be implemented in 2 decks of 2K x 2K cross point arrays.

Cu-ReRAM Characteristics

1T1R Cu-ReRAM cells are tested with 180-nm CMOS technology to demonstrate LRS/HRS distributions. Figure 1 illustrates the structure of a Cu-ReRAM. A barrier layer is introduced to a conventional dual layered structure (A CuTe based Cu-Ion reservoir (IR) and an electrolyte layer (EL)) [1, 2]. The barrier layer, which prevents intermixing of EL and IR, improves HRS distribution. LRS and HRS distributions in Fig. 2 are 0.06 decade/sigma and 0.08 decade/sigma respectively. No error bits are observed after 10 M cycles with 100 ns Set/Reset pulses.

Selector Characteristics

BC based OTS selector devices shown in Fig. 3 are tested. Boron and Carbon stabilize amorphous state and reduce leakage current. J-V curve in Fig. 4 shows symmetrical switching behavior. The snapping voltage of current switching (V_{snap}) is 3.2 V. The leakage current at $1/2 V_{snap}$ is <30 A/cm². V_{snap} variability between cells shown in Fig. 5 is 45 mV/sigma. The time dependent V_{snap} drift is also an important factor for the chalcogenide materials [11]. Figure 6 shows the V_{snap} drift which is <10 mV/decade. This means that V_{snap} shifts less than 150 mV in 10 years. The time to snap at each applied voltage in Fig. 7 shows abrupt decrease above

threshold voltage. This guarantees that the selector doesn't switch incorrectly even when $1/2$ program voltage pulses are applied. Fig. 8 demonstrates successful 100M cycling endurance with 7 V, 10 MA/cm², 100 ns pulses. Selector devices do not limit the cycling endurance of the cross point memory cells.

One Selector-One ReRAM (1S1R) Cell Characteristics

Two Transistors + 1S1R cells are fabricated in order to validate the intrinsic cell performance. One transistor is connected to the bottom electrode of the selector while the other to the top electrode of Cu-ReRAM (Fig. 9). Figure 10 shows threshold voltage (V_{th}) distributions corresponding to LRS and HRS. The distributions show >1 V read margin ($HRS_Set - LRS_Read$) and >0.5 V program margin ($LRS_Read - 1/2 \times (HRS_Set)$) at 3 sigma tails, which means no error occurs at least 3 sigma level at a cross point operation [4] with enough voltage margin. 1S1R cells can set/reset in <10 ns (Fig. 11). The cycling endurance characteristics in Fig. 12 shows over 10M endurance with 100 ns program speed, which agrees with those results obtained in the Cu-ReRAM and the selector. Figure 13 shows simulated I-V curve in 20-nm node cross point arrays. The LRS/HRS distributions of the memory, leakage current, V_{snap} variability and V_{snap} shifts of the selector tested above are used for the simulation. The leakage current at half voltage, voltage drops across WL/BL and CMOS drivers at 20-nm node are also considered. Figure 13 proves 1S1R cells can be available in 2 decks of 2K x 2K cross point arrays.

Conclusions

We demonstrate the intrinsic cross point cell performance of a Cu-ReRAM and a BC based OTS selector which are suitable for the next generation cross point SCM (Table I). 2T-1S1R devices show <10 ns Set/Reset speed and 10M cycles of program endurance. Simulated Cu-ReRAM and selector with 20 nm contact size can achieve 2 decks of 2K x 2K cross point arrays corresponding to a 100Gb-class memory chip suitable for SCM applications.

References

- [1] K. Aratani et al. IEEE IEDM. (2007)783.
- [2] S. Sills et al. IEEE VLSI. (2014) 80.
- [3] J. Zahurak et al. IEEE IEDM. (2014), 6.2.2, 140.
- [4] G. W. Burr et al. J. Vac. Sci. Tech. B 32(2014)040802.
- [5] D. Kau et al. IEEE IEDM. (2009)617.
- [6] S. R. Ovshinsky et al. PRL. 21(1968)1450.
- [7] G. W. Burr et al. IEEE VLSI. (2012)41.
- [8] S. Kim et al. IEEE VLSI. 2012, T18.3.
- [9] S. H. Jo et al. IEEE IEDM. (2014) 6.7.1.
- [10] A. Pirovano et al. IEEE Trans. Electron Devices. 51(2004)714




Fig.1: Cu-ReRAM Cell Schematic.




Fig.2: Cell distributions of the 1T1R Cu-ReRAM, post 10M cycles with 100 ns/100 ns Set/Reset pulses and 150 °C 1 hour bake.




Fig.3: TEM cross section of the BC based selector.




Fig.4: J-V curve of the BC based selector.




Fig.5: Vsnap variability of the BC based selector in 5μs pulsed J-V test.




Fig.6: Vsnap drift of BC based selector against different interval time between snapping pulses.




Fig.7: Time to snap vs. Voltage relationship for the BC based selector.




Fig.8: Program endurance of the BC based selector. 10 MA/cm², 7V, 100 ns pulses are used for the blind cycles. 5 μs pulsed IV test is used for the Vsnap detection.




Fig.9: Schematic and TEM cross-section for the 1S1R Cu-ReRAM cell. Transistors are connected to both sides of the 1S1R cell.




Fig.10: Vth distributions of the 1S1R Cu-ReRAM cells. Program margin is >1 V. Read margin is >0.5 V.




Fig.11: Transient pulse response analysis for the 1S1R Cu-ReRAM cell. Set occurs in 2 ns. Reset occurs in 8 ns.




Fig.12: 100 ns program endurance of 1S1R Cu-ReRAM cells. The read voltage is +4.5 V.




Fig.13: Spice simulation for the cross point Cu-ReRAM array. a) 256x256 array b) 2 decks of 2K x 2K arrays. Assumptions are; 20nm node, WL & BL: 10 Ω/cell, Driver Transistor, WL: 20k Ω, BL: 10k Ω, Target cell: far end of the array, 1/2 bias scheme.

Table I
Summary of the cross point Cu-ReRAM technology

Device	Characteristics	This work
Cu-ReRAM	1T1R	
	Program endurance	10M cycles
	Set/Reset speed	100 ns
Selector	HRS distribution	0.08 decade/sigma
	LRS distribution	0.06 decade/sigma
	On current	10 MA/cm²
1S1R	Off current at 50% Vsnap	30 A/cm²
	Program endurance	100M cycles
	Switching speed	<10 ns
	Program endurance	10M cycles
	Read window at 3σ	>1 V