



Samsung 1x nm DRAM Cell Array



Samsung DDR4 K4A8G085WC-BCRC Technology Node
(Removed from 16GB 2Rx8 PC4-2400T-SE1-11, M471A2K43CB1-CRC DIMM)



Top Metal Level



Gate Level (Bpoly)




- Active Pitch = 36 nm (Half pitch 18 nm)
34 nm in vertical direction)
- Active Pitch in WL direction = 37 nm
- Active line angle to BL = 22 deg.
- Active line angle to WL = 68 deg.
- WL Pitch = 48 nm (Half Pitch 24 nm)
- BL Pitch = 54 nm (Half Pitch 27 nm)

➔ Technology Node = 18 nm
(based on the smallest half pitch)




Samsung 1x DRAM Cell Technology: Active Cell Pattern

- ✓ QPT line pattern along a first direction
- ✓ Cutting with hole pattern along a second direction





Samsung DRAM Capacitor Cell Pattern

- ✓ Honeycomb Pattern
- ✓ Single photolithography & 2-step spacer deposition used (25nm)
- ✓ 2-step photolithography (20nm, 18nm)





Samsung 1xnm DRAM Cell FEOL Structure

WL & BL CONT







Active STI and B-Gate (along BL)





Samsung 1xnm DRAM Cell FEOL Structure

- Active STI and B-Gate (along WL)



DRAM Cell Capacitance





✓ From conventional ZAZ to likely ZrO/AlZrO

✓ Cell Capacitance (estimated): $C = \frac{\epsilon A}{d}$


2y: 11.8 ~ 13.5 fF/Cell

1x: 10.3 ~ 12.1 fF/Cell



TechInsights Memory Process Flow (PFA & PFF)

Samsung 1x nm DRAM Cell Design & Process Flow




Mask #	Layer Name	Description	EUV	DSB	AF	KF	I-line	Mask	Skip for MP
1	ACT	Active STI (For QP1)		1			1	1	1
2	ACTC	Cell Active Cut (Hole)		1					
3	ACTP	Peripheral Active Pattern			1			1	
4	DNW	Deep N-Well				1	1		
5	CNW	Cell Array Edge N-Well				1	1		
6	CPW	Cell Array Pocket P-Well				1	1		
7	PNW	Peripheral N-Well			1			1	
8	PPW	Peripheral P-Well			1			1	
9	FLD	Peripheral Field IIP			1			1	1
10	BCAT	Recess Channel	1				1		
11	POPW	Peripheral Open Photo				1	1		
12	VTNH	NMOS High Vt Adjust			1				
13	VTNR	NMOS Regular Vt Adjust			1			1	
14	VTPH	PMOS High Vt Adjust			1			1	
15	VTFR	PMOS Regular Vt Adjust			1			1	
16	LVDOX	Peripheral LV Oxide			1			1	
17	BC	Cell Bitline Contact	1					1	
18	NGT	NMOS Gate Open for Gate IIP			1			1	
19	PGT	PMOS Gate Open for Gate IIP			1			1	
20	RES	Resistor Mask (W/TIN Removal)			1			1	
21	PGT	Peri-GATE (Cell Close)			1			1	
22	PWL	Peripheral NMOS Halo/SA/LSO Vt Adjust			1			1	
23	PPL	Peripheral PMOS Halo/SA/LSO Vt Adjust			1			1	
24	NSD	Cell & Peripheral NMOS S/D Implant			1			1	
25	PSD	Peripheral PMOS S/D Implant			1			1	
26	BL	Cell Bitline (DPT)	1					1	
27	BLC	Cell Bitline Cut			1			1	
28	SNP	Cell SN Plug Photo			1			1	
29	CONT	Peripheral Contacts, Contacts on WL & BL (Array Edge)			1			1	
30	ML	Peripheral Metal 1 & Cell Metal Landing Pad			1			1	
31	HCS	Capacitor Hole (Honeycomb Structure) Photo	1					1	
32	MESH	MESH 1 & 2 Open Photo			1			1	
33	PLATE	Peripheral SIGE Removal			1			1	
34	V1	Via 1			1			1	
35	M2	Metal2			1			1	
36	V2	Via 2			1			1	
37	M3	Metal3			1			1	
38	V3	Via 3			1			1	
39	AM	Metal 4			1			1	
40	PAO	Pad Open					1	1	
Total			0	6	5	24	6	40	2



Mask #	Layer Name	Description	EUV	DSB	AF	KF	I-line	Mask	Skip for MP
1	ACT	Active STI (For QP1)		1			1	1	1
2	ACTC	Cell Active Cut (Hole)		1					
3	ACTP	Peripheral Active Pattern			1			1	
4	DNW	Deep N-Well				1	1		
5	CNW	Cell Array Edge N-Well				1	1		
6	CPW	Cell Array Pocket P-Well				1	1		
7	PNW	Peripheral N-Well			1			1	
8	PPW	Peripheral P-Well			1			1	
9	FLD	Peripheral Field IIP			1			1	1
10	BCAT	Recess Channel	1				1		
11	POPW	Peripheral Open Photo				1	1		
12	VTNH	NMOS High Vt Adjust			1				
13	VTNR	NMOS Regular Vt Adjust			1			1	
14	VTPH	PMOS High Vt Adjust			1			1	
15	VTFR	PMOS Regular Vt Adjust			1			1	
16	LVDOX	Peripheral LV Oxide			1			1	
17	BC	Cell Bitline Contact	1					1	
18	NGT	NMOS Gate Open for Gate IIP			1			1	
19	PGT	PMOS Gate Open for Gate IIP			1			1	
20	RES	Resistor Mask (W/TIN Removal)			1			1	
21	PGT	Peri-GATE (Cell Close)			1			1	
22	PWL	Peripheral NMOS Halo/SA/LSO Vt Adjust			1			1	
23	PPL	Peripheral PMOS Halo/SA/LSO Vt Adjust			1			1	
24	NSD	Cell & Peripheral NMOS S/D Implant			1			1	
25	PSD	Peripheral PMOS S/D Implant			1			1	
26	BL	Cell Bitline (DPT)	1					1	
27	BLC	Cell Bitline Cut			1			1	
28	SNP	Cell SN Plug Photo			1			1	
29	CONT	Peripheral Contacts, Contacts on WL & BL (Array Edge)			1			1	
30	ML	Peripheral Metal 1 & Cell Metal Landing Pad			1			1	
31	HCS	Capacitor Hole (Honeycomb Structure) Photo	1					1	
32	MESH	MESH 1 & 2 Open Photo			1			1	
33	PLATE	Peripheral SIGE Removal			1			1	
34	V1	Via 1			1			1	
35	M2	Metal2			1			1	
36	V2	Via 2			1			1	
37	M3	Metal3			1			1	
38	V3	Via 3			1			1	
39	AM	Metal 4			1			1	
40	PAO	Pad Open					1	1	
Total			0	6	5	24	6	40	2

Samsung 1x nm DRAM Cell Design & Process Flow




TechInsights Memory Process Flow (PFA & PFF)

Samsung 1x nm DRAM Cell Design & Process Flow

Module 4: BCAT

Step 21: 1250 SiN deposition (cell plasmas ESL)



iso camera w/o cuts


iso camera w/ angle cut

xz camera w/ ycut



Module 12: BL

Step 23: 3020 SiN liner deposition



iso camera w/o cuts


iso camera w/ angle cut

xz camera w/ ycut



Module 16: HCS

Step 37: 4120 Ashing





iso camera w/o cuts

iso camera w/ angle cut


xz camera w/ ycut

Module 23: Pad

Step 5: 4860 Ashing






Samsung 1xnm DRAM Redundancy Array (Anti-fuse@DDR4)



Anti-Fuse Blocks on DDR4 Die

- ✓ WL Pitch: 200 nm
- ✓ 2T Anti-Fuse bit cell
- ✓ $0.24\ \mu\text{m} \times 0.49\ \mu\text{m}$ ($0.12\ \mu\text{m}^2$)
- ✓ Kilopass anti-fuse Technology



* For more information, please refer to TechInsights Memory EXR Report, EXR-1711-801