




EMERGING MEMORY PROGRAM: IGZO & OTS/PCM

GOURI SANKAR KAR, PROGRAM DIRECTOR
ON BEHALF OF EM PROGRAM TEAM

EMERGING MEMORY ROAD MAP : IMEC ACTIVITIES



TOPIC REQUESTED

- IGZO progress and challenges
- Progress in OTS material design and switching mechanism understanding
- Progress in GST stack engineering

IGZO

DRAM SCALING ROADMAP

Imec view of industry roadmap

DRAM	Year	2019-2020	2021-2022	2023-2024	2025-2026	2027-2028
	DRAM	DI7, DI6, DI5	DI4, DI3	DI3, DI2?	3D array above peri	3D x layers
	Technology	MIM EOT 0.5	MIM EOT 0.5	MIM EOT 0.5	MIM EOT 0.5	
	Peri	Poly / HK-MG	HK-MG	HK-MG	HK-MG	HK-MG / FinFET
	Array	Classical	Classical	Classical	Array above periphery	3D DRAM (stack 2D/vertical integration)
	Capacitance	10 fF	8 fF	6 fF	4 fF	1fF
	Cap: type, AR	Cylinder, 25-50	Pillar 60-80	Pillar 70-90	Pillar 70-90	sidewall
	Power (VDD)	0.9V	0.9V	0.9V	0.9V	0.8V

Periphery transition: HK/MG, eventually cheap FinFET


Capacitor evolution: lower and lower C (design, BL optimization, ECC, ...), single sided capacitor, higher aspect ratio, pillar etch

- Challenge: DI2 (12nm half pitch STI): no room for even single sided capacitor

3D transition



- Medium disruption: keep same architecture and put periphery under (required deposited semiconductor)
- Next level of disruption: real 3D integration, etch centric
- Requires 2T cell to minimize capacitor size down to parasitic node

Etch aspect ratio per DRAM node



DRAM keeps going but will need to be successful in difficult transitions

DRAM: 3D CELL (STACKED 2D)




3D flow under development (Coventor)

Simulation results so far for 2T1C \rightarrow 2T0C

- Read and write possible, read disturb has small window
- Same V_{th} for both transistors is possible
- Stacked 2D (3D DRAM) integration is feasible

EM5 3T IGZO SELECT DEVICE FOR MEMORY APPLICATION

PRESENT STATUS





- Very high variability across the wafer with FG scheme, tight distribution with BG scheme

How to address it?

- New robust FG scheme → IGZO compatible processes
- Contact resistance, IGZO passivation, IGZO stability: Ab-initio → calypso → Corte
- Doped IGZO, composition,
- Gate trimming to Lg 30nm
- Strong post IGZO material research

CHALLENGES TO ADDRESS

- Robust FG device scheme
- Strong process impact: Patterning, contact metal, dielectric deposition process etc,
- Post processing oxygen passivation of the channel
- Hydrogen immunity
- Reduction of contact and access resistance
- Positive V_t
- On current improvement
- Reliability of the device
- 2T1C and 2T0C demo




KEY ASPECTS TO CONTROL

Gate metal optimization for V_{th} control / Gate Scaling.

IGZO & Gate dielectric optimization for high mobility and low Gate leakage (thickness / type)

Optimize bottom stack to improve IGZO defect control





Minimize & control defects in IGZO during process and annealing (Ox vacancy, H doping sources)

Minimize contact resistance

Minimize access resistance

nec




M0BB – METALLIZATION MODULE DEVELOPMENT

BARRIER PVD TiN VS ALD TiN


$W=1\mu\text{m}$ $L=0.07\mu\text{m}$

POR SALSA3

EXPERIMENT CORTE





- Uniformity improved using ALD TiN for the 70nm Devices.



SILICON-IMPLANTED IGZO PVD NFETS

WORKING DEVICES DOWN TO 180NM-LG DESIGN FOR THE FIRST TIME




24nm a-IGZO: no gate control demo'ed electrically so far!


IMPACT OF ACTIVE SIZE ON EFFICIENCY OF O₂ ANNEAL

$$V_d = 0.05V$$


W=1 μ m L=0.07 μ m



W=0.18 μ m L=0.07 μ m




W=0.09 μ m L=0.07 μ m




- Smaller gate area \rightarrow higher V_{th} , confirming more efficient O₂ anneal
- SiO₂ as gate dielectric: no doping in most of the devices \rightarrow full passivation with POR anneal?
- D22 (HK patterning) shows the best I_{ON}

IMPACT OF HYDROGEN ANNEAL

100 % H₂ 1 hour




- Clear spectrum appears for 100 % H₂ anneal
- Phase separation into **bixbyite In₂O₃** and **metallic In**



DIFFERENCE BETWEEN SPINEL AND CAAC/HEXAGONAL


Structure of spinel IGZO (most stable)



In spinel
the **In** and **Ga**
atoms can be
exchanged at no
energetic cost

Spinel:
all O-atoms only bind to one Zn

Structure of hexagonal/CAAC IGZO





Hexagonal IGZO:
Zn and Ga can be
easily exchange
CAAC can contain
a degree of
amorphization in
the **In** and **Ga**
layers

CAAC:
some **O** atoms bind to three Zn atoms
weaker bonding
some **O** atoms bind to 4 In/Ga atoms
stronger bonding

Spinel has a more uniform bonding of O atoms: higher stability against defects

PURE SPINEL

Using Ga_2ZnO_4 as template



No increase in peak intensity: no additional Spinel formed


CORTE : MULTIPLE INTEGRATION SCHEME CAPABILITY

Gate First



- **Advantages**
 - No IGZO channel damage
- **Drawbacks**
 - IGZO damage at contact area
 - Limited O2 access for IGZO channel defect curing
 - Access resistance impacted by O2 defect curing

Gate First + Buried Oxygen channel



- **Advantages**
 - No IGZO channel damage
 - Improved buried O2 access for IGZO channel defect curing
 - Access resistance not impacted by buried O2 defect curing
- **Drawbacks**
 - IGZO damage at contact area

Gate Last



- **Advantages**
 - No contact damage
 - Post Gate opening O2 defect curing
 - Compatible with IGZO channel recess approach
 - Minimize access resistance
 - One mask less
- **Drawbacks**
 - Potential IGZO channel damage (No IGZO channel recess)
 - Limited O2 access for IGZO channel defect curing
 - Access resistance impacted by O2 defect curing


Gate Last + Buried Oxygen channel




- **Advantages**
 - No contact damage
 - Post Gate opening O2 defect curing
 - Compatible with IGZO channel recess approach
 - Minimize access resistance
 - Access resistance not impacted by buried O2 defect curing
- **Drawbacks**
 - Potential IGZO channel damage (No IGZO channel recess)

CORTE INTEGRATION VEHICLES

Back Gated IGZO transistor (ITIC, 2T0C)




Front Gated IGZO based memory (ITIC, 2T1C)




OFF CURRENT ASSESSMENT WITH 2T0C – CONNECTED THROUGH NEEDLE

Write operation





Read operation



$C_{ox,Rtr}$ is charged
to 2V

D_{Wtr} and G_{Rtr} are
shorted

Discharge of $C_{ox,Rtr}$
through $R_{off,Wtr}$



$$C_{ox,Rtr} = 0.372 \text{ fF} \rightarrow R_{off,Wtr} = 2.75 \times 10^{19} \Omega$$


$$I_{OFF} = \frac{V_{G,Rtr}}{R_{off,Wtr}} = \frac{1.48V}{2.75E19 \Omega} \approx 4 \times 10^{-20} A$$

*fitting the discharge with a constant R is not completely correct, $R_{off,Rtr}$ varies with $V_{G,Rtr}$ but we can estimate the order of magnitude of I_{off}

ALTERNATIVE TO IGZO – 1ST GENERATION

LITERATURE OVERVIEW

N-TYPE [1] – SOURCE: TRANSPARENT CONDUCTING OXIDES




[1] 194 papers reviewed

Warning: in literature, many unreliable mobility numbers can be found with questionable mobility extraction

BEYOND IGZO

FIRST GENERATION CANDIDATES


Target: $I_{on}/I_{off} > 10^7$, Mobility > 40 (20) cm^2/Vs



- InZnO
- SnO₂
- ZnSnO
- InAlZnSnO
- ZnO:Ni

imec

Bandgap (low I_{off}) vs mobility
Mobility $> 40 \text{ cm}^2/\text{Vs}$




- Doped In₂O₃ $< 3.0 \text{ eV}$
- Ga₂O₃ $> 4.5 \text{ eV}$
- Non 'IGZO' families:
- BaSnO₃:La
- CdIn₂O₄ (PVD)

CONFIDENTIAL

BEYOND IGZO (LIMITED TO HIGH I_{ON}/I_{OFF})

Reported deposition T. vs I_{on}/I_{off}




- InGaZnO
- InAlZnSnO
- InSiZnO
- InGeZnO
- InMgZnO
- InBaZnO
- InHfZnO
- ZnSnO
- InScZnO

- Short listing candidates based on literature information
- Is there anything else (simpler)?


imec

FIGURE OF MERIT

In BASED ALTERNATIVE BINARY (A-B-O) METALLIC OXIDE CANDIDATES



In-Sb	Mg-Si	In-Ti	Zn-Si
In-Si	Mg-Ti	Zn-Ti	Zr-Ti
In-Ga	Mg-Sn	In-Zn	Zr-Si
In-Mg	Sn-Si	Zn-Sb	



Worst
Best

Mobility

- Ga, Zn, Mg – In-O may be marginally better than IGZO in terms of band gap and expected “mobility”. The same for Zn-Si-O
- Terrible hole mobility for all the candidates tested so far.
- A-B-C-O ?



Band gap

- Best in terms of expected “mobility” is In-Ti-O but at the expense of a reduction in terms of band gap → impact on Ion/Ioff & leakage expected

Worst Best



ALD IGZO

HIGHER INDIUM FILM LEADS TO A SLIGHT IMPROVEMENT IN CARRIER TRANSPORT



BKM IGZO ALD attempts.
More optimization in progress

ALD IGZO



IGZO composition looks uniform.

PROGRESS IN OTS MATERIAL DESIGN

INTRODUCTION

MOTIVATION FOR SI-GE-AS-SE DEVELOPMENT

Previous work


- **SiGeAsTe**
 - Very good endurance, but relatively high I_{OFF}
 - Tellurides show limited E_g tuning
- **GeSe:SiN**
 - Lower I_{OFF} , but limited endurance
 - Ellipsometry & ab initio show larger tunability of $E_g \rightarrow$ tune I_{OFF}

This work


- As and Si doping of Ge-Se system
- **Benchmark SiGeAsTe versus SiGeAsSe**

Performance factor	Si16Ge8As44Te30	Ge60Se40	Ge ₁₅ Se ₈₅ Si1N2
Drive current	16MA/cm2	16MA/cm2	16MA/cm2
Half-bias NL	6e4	5e4	1e6
Thickness	20nm	20nm	20nm
Firstfire Voltage (AC)	3.9V	4.0V	8.5V
Turn-on voltage (AC)	2.7V	3.0V	4.6V
hold voltage (AC)	-0.6V	-0.8V	-1.2V
loff current (@ I/2Vth)	8nA	10nA	500pA
Turn-on time	1-few ns	1-few ns	1-few ns
Endurance	1e8 stable (1e11 demonstrated on 1 device)	2e7	1e4
Thermal Budget	tbd	tbd	tbd
Crystallization T	>450C	422C	>600C

RI04 PTW04 2019, RI04 PTW10 2018



RI04 PTW04 2019






RI05 PTW04 2019 CONFIDENTIAL

QUATERNARY SYSTEM: SiGeAsSe VS SiGeAsTe

IMPACT OF SILICON CONTENT

- Increasing Si content \rightarrow larger V_{TH} , reduced I_{OFF}
- Trend in agreement with SiGeAsTe
- SiGeAsSe vs SiGeAsTe
 - V_{TH} increase by a factor ~ 3
 - I_{OFF} reduced by a factor ~ 500 , down to 10pA



Ge~20%
As/Te ~2/3
As/Se ~2/3

ENDURANCE





- GeAsSe and SiGeAsSe $\rightarrow V_{TH}$ degradation with cycling, increased leakage
- Worse endurance performance compared to SiGeAsTe
- Possible Ti intermixing (TiN TE) to be evaluated \rightarrow in-situ C-based electrode now available, to be tested in next learning cycle

REF SiGeAsTe
Stable V_{TH} , I_{OFF}
 10^{11} cycles
demonstrated

GeAsSe
Degradation
during cycling


SiGeAsSe
Earlier failure compared
to GeAsSe

$V_{pulse}=7.5V$
 $I_{ON}\sim 450\mu A-500\mu A$
 $t_R=t_F=100ns$



COMPOSITION MAP

BENCHMARKING OF MATERIAL SYSTEMS



EXPERIMENTS AND MODELLING FOR SET E-FIELD INDUCED VH DRIFT ACCELERATION OF OTS


IMPACT OF OPERATING CURRENT ON ENDURANCE



Pillar device, CD=65nm. 20nm OTS, CVD encapsulation, +5V, 100ns rise/fall time (triangular pulses)


- 10^8 cycles possible also with large $I_{ON}=1.8\text{mA}$ (median)
- slight degradation with cycling
 - I_{OFF} increasing, V_{TH} decreasing
 - Attributed to lower Si content than nominal (see TEM)
- Some leaky devices at largest operating current

Increasing operating current I_{ON}




PILLAR DEVICE TEM ANALYSIS

- Lower Si content than expected in the center of the pillar (16%nominal)
 - Si-rich interfaces
 - In progress: study alternative electrode material Si:C and impact of thermal budget on Si content
- Cycling does not induce Ti intermixing
- Slight shift of As/Te peaks for device cycled at -5V



Vertical line scans in the center of the pillar





CARBON-BASED ELECTRODES

IMPACT ON V_{FF} , V_{TH} , I_{OFF}

- Confirmed functionality of newly developed in-situ carbon-based electrodes on mushroom cell
- compared to TiN reference, all carbon splits have
 - Slightly larger V_{FF} consistent with C resistivity trends ([link](#))
 - Slightly lower V_{TH} , higher I_{OFF}
 - Possible reason is higher operating temperature due to larger C resistivity (larger cluster of delocalized defect states)
- Si:C to be tested with SiGeAsSe
 - Goal: improve endurance by avoiding possible Ti intermixing in selenides.


SiGeAsTe reference composition
Mushroom cell CD=65nm





(I) Enlargement effect

$R_{\text{SERIES}} (=I_{\text{OP}})$ DEPENDENCE

$\text{Ge}_{50}\text{Se}_{50}$ /in-situ TiN, IRIR, $R_{\text{series}} = 1.3 \sim 8.0 \text{ kohm}$
FF: Triangle, $T_{\text{rise}} = T_{\text{fall}} = 100 \text{ ns}$, 5V
SW: Triangle, $T_{\text{rise}} = T_{\text{fall}} = 100 \text{ ns}$, 5V




Operation current (I_{op})
can be controlled by
 R_{series} value.



**Higher $I_{\text{op}} \Rightarrow$ Higher- I_{leak} and lower- V_{th} after FF
= Filament with more delocalized defects**

(I) Enlargement effect

POSSIBLE MECHANISM OF I_{Op} DEPENDENCE






High filament temperature
→ Additional localized-to-delocalized transition at neighboring defects

“Filament enlargement” is taking place during on-state, depending on operation current (=temperature).

(I) Enlargement effect

PULSE WIDTH DEPENDENCE

Ge₅₀Se₅₀/in-situ TiN, ITIR, $V_g = 1.75V$ ($I_{op} = 1.4$ mA)
FF: Square, $T_{rise} = 150ns$, $T_{width} = 50 \sim 1000ns$, $T_{fall} = 20ns$, 5V
SW: Triangle, $T_{rise} = T_{fall} = 150ns$, 5V









The same trends in other I_{op} (see appendix)

Longer $T_{width} \rightarrow$ higher- I_{leak} , lower- V_{th}
= Signature of “enlargement effect” during on-state

(2) Quenching effect

IMPACTS OF RISE AND FALL TIME

$\text{Ge}_{60}\text{Se}_{40}$ /ex-situ TiN, ITIR, $V_g = 1.75\text{V}$ ($I_{op} = 1.4\text{ mA}$)
FF: Asymmetric, T_{rise} & T_{fall} : 20~2000ns, 5V
SW: Triangle, $T_{rise} = T_{fall} = 150\text{ns}$, 5V




T_{fall} is a key parameter. (Shorter $T_{fall} \rightarrow$ More delocalized defects)

(2) Quenching effect

POSSIBLE MECHANISM OF T_{FALL} DEPENDENCE

Key : Time constant of delocalized-to-localized transition decreases at high-temp.




(low-field,
just after SW)

See R108 (next
presentation)

- Long relax time at zero field due to energy barrier
- Consistent with “ V_{th} -recovery” (PTW2019H01_R106)


Off-state before SW



PF-conduction through
localized defects → high-R

SW (with
enlargement)


On-state



local
heating

Large-current by delocalization
→ low-R, local heating

Off-state after SW




Less delocalized defects remaining
thanks to long enough time for transition

→ lower- I_{leak} , higher- V_{th}

Slow
cooling


Fast
cooling



More delocalized defects quenched
due to insufficient transition time
→ higher- I_{leak} , lower- V_{th}

(3) Flexibility and Reversibility

POSSIBLE MECHANISM OF FLEXIBILITY AND REVERSIBILITY




Heating and quenching take place in every SW, so that filament properties are modulated every time according to T_{fall} of each SW.

PULSE WIDTH DEPENDENCE


SiGeAsTe(20nm) /in-situ TiN, ITIR, $V_g = 1.75V$ ($I_{op} = 1.4$ mA)
 FF: Square, $T_{rise} = 150ns$, $T_{width} = 50 \sim 1000ns$, $T_{fall} = 20ns$, 5V
 SW: Triangle, $T_{rise} = T_{fall} = 150ns$, 5V

Square pulse FF experiment




Ge₅₀Se₅₀



I_{leak}



V_{th}



SiGeAsTe




No dependence on T_{width} = no “enlargement” in SiGeAsTe

$R_{\text{SERIES}} (=I_{\text{OP}})$ DEPENDENCE

SiGeAsTe(20nm) /in-situ TiN, IRI R, $R_{\text{series}} = 1.3 \sim 8.0 \text{ kohm}$

FF: Triangle, $T_{\text{rise}} = T_{\text{fall}} = 100 \text{ ns}$, 5V


SW: Triangle, $T_{\text{rise}} = T_{\text{fall}} = 100 \text{ ns}$, 5V




Operation current (I_{op}) can be controlled by R_{series} value.

Ge₅₀Se₅₀

I_{leak}




V_{th}




SiGeAsTe

I_{leak}



V_{th}



No dependence on I_{op} in SiGeAsTe.

Possible reason: fewer “active” defects (further work to be done)

CONCLUSION AND OUTLOOK

■ Conclusion

- Filament properties of $\text{Ge}_x\text{Se}_{1-x}$ are very sensitive to SW pulse condition
 - Higher I_{op} , longer T_{width} or shorter T_{fall}
 - Filament with more delocalized defects (due to enlargement and quenching)
 - Flexibility and reversibility, depending on T_{fall} .
- SiGeAsTe shows no dependence on I_{op} and T_{width} , and less flexibility.
 - promising for stable circuit operation



■ Outlook

- Filament formation mechanism in SiGeAsSe
- Retention characteristics of filament properties

PROGRESS IN GST MATERIAL DESIGN


SCANDIUM-DOPED GST

- Scandium doping (~3% Sc content) reported in literature to improve crystallization speed (6ns SET speed) and reset energy [1]
- First experiments at imec (~5% Sc)
 - Larger cell resistance, but no significant improvement in terms of crystallization speed or operating current



full re-crystallization

Smaller pulse width





partial re-crystallization

RESET CURRENT OPTIMIZATION

C HEATER WITH ALTERNATIVE CAPS

- C-heater was tested in previous LCs w/ reference TE 5nm Ti/TiN
- **C-heater w/ alternative caps deliver sub-mA operating current**
- LowN TiN
 - Best split in terms of memory window
- HNGST (heavily nitrogen-doped GST) and 2nmTi/TiN have similar performance
- Small MW for Si:C cap




ENDURANCE


C HEATER WITH ALTERNATIVE CAPS

- 2nm Ti and HNGST splits have similar endurance performance
 - HNGST slightly better, 1E8 cycles
- Low N TiN
 - Confirmed larger window during cycling but failure to HRS





2nm Ti



HNGST barrier



Low N TiN




C(W)/SI CAPS




- W:Si:C alloying (5% Si)
 - 22% W
 - ✓ Smaller initial resistance and tighter distribution compared to Si:C
 - ✓ LRS reduced by a factor 2
 - Expected benefit for ISIR cell: lower FF voltage
 - 50% W
 - ✗ Higher initial resistance
 - Possible interfacial oxide due to weaker interface? (pure W fails adhesion)


Initial resistance



R-I characteristics



Blanket resistivity
Credits: T. Witters






IOTS-IPCM

PATTERNED ISIR TEM INVESTIGATION

- Morphological demonstration of IOTS-IPCM patterning
- Tapering angle to be improved

Oxidized layer since samples were not encapsulated after etch



SUMMARY

- **Phase change memory (mushroom cell architecture)**
 - Reset current optimization: carbon heater coupled with optimized GST capping layer delivers sub-mA reset current
 - W-Si-C electrode → smaller initial resistance, better uniformity compared to Si-C electrode
 - Expected benefit for ISIR cell → lower first fire voltage
 - Results to be confirmed on pillar device lot
- **OTS selector**
 - >1E8 endurance demonstrated with SiGeAsTe pillar device, CD=65nm
 - TEM analysis reveals lower Si content than expected. Investigation of the root cause in progress.
 - C-based electrodes developed in Endura5 (in-situ) and validated electrically on SiGeAsTe
 - To be tested with SiGeAsSe → goal is to improve endurance
- **IOTS – IPCM**
 - Integrated OTS(SiGeAsTe)-IPCM(GST225) pillar patterning demonstrated morphologically
 - In progress: improving tapering angle
 - To be tested electrically in planned device lot

ALD GST & OTS GeSe

TOWARDS 3DSCM REALIZATION

Items	ALD OTS GeSe	ALD PCRAM GST
GPC	0.34 Å/cycle (10 nm in 2 Hrs)	0.66 Å/cycle (20 nm in ~3 Hrs)
Crystallization temperature	370 °C	200 °C
Composition	Stoichiometric	GST325
Wt% NU	7 %	6.9 %
Density	4.1 g/cm ³ (75 % of bulk density)	5.4 g/cm ³ (85 % of bulk density)
Impurities	5 % C, 5 % H, 4 % Cl	3 % H, 1 % Cl, 3 % O, 3 % C
RMS surface roughness	~ 0.3 nm	~ 1.2 nm
Step coverage	~ 1	~ 1


ALD PCRAM GST




Conformal ALD GST films

Excellent composition uniformity
of the GST film

ALD OTS GeSe




(a) and (b) TEM showing the thickness and amorphous nature of the GeSe film



(a) Highly conformal GeSe, (b) Smooth morphology of GeSe films, (c) Composition uniformity of the film

EMI GST 225 PCRAM BASE LINE PROCESS

PRESENT STATUS




- Switching current density <30mA/cm² from 65nm pillar device

CHALLENGES TO ADDRESS

Source: S. W. Fong, C. H. Neumann and H. S. F. Wong, "Phase-Change Memory—Towards a Storage-Class Memory," in IEEE Transactions on Electron Devices, vol. 64, no. 11, pp. 4374-4385, Nov. 2017.

Example of aggressive scaling
Carbon nanotube contact



- 1uA reset current for 1nm² cell, 100MA/cm² reset current density.
- Best published switching current density is ~25MA/cm²
- Energy per bit: >1nJ
- Energy scaling remains most difficult challenge in classical PCM

Where do we see opportunities?


- Interfacial phase change memory (iPCM) is a recent follow-up concept for phase change memory (PCM) leaving out the inherent high-power physical mechanisms inducing amorphous to crystalline transition
- Atomic displacement that occurs when using super lattice (SL) structure of GeTe and Sb₂Te₃.

WHERE DO WE SEE OPPORTUNITIES?

GOING BEYOND PRESENT AMORPHOUS/CRYSTALLIZATION PCM MECHANISM

Interfacial phase change memory (iPCM) is a recent follow-up concept for phase change memory (PCM) leaving out the inherent high-power physical mechanisms inducing amorphous to crystalline transition, by subtle atomic displacement that occurs when using super lattice (SL) structure of GeTe and Sb₂Te₃.

Reduced power consumption down to $\sim 1/20$,
theoretically calculated



Ackn. to Y. Saito, A.Kolobov et al.

Need to benchmark in imec state of the
art test vehicles




Fig. 18 Resistance-current curves of [GeTe_{1-x}/Sb₂Te₃]_{x < 0.5} SLTRAM TEG. (a) Reset curve. (b) Set curve. Set and reset currents of 55 μA obtained.

N.Takaura et al, IEDM 2014

Current density 1 order of magnitude
lower

GeTe/Sb₂Te₃ superlattice


<00x> Sb₂Te₃ 4 nm

VdW gap

<111> GeTe 1 nm

VdW gap

<00x> Sb₂Te₃ 4 nm



Ackn. to Y. Saito, A.Kolobov et al.

Need finetuned deposition control (layer thickness,
stoichiometric composition, ...) for <00x>/<111>
vdW epitaxy



embracing a better life