



A chat at Graduate School of Advanced Technology at National Taiwan University  
May/29/2023

# SCALING IN ELECTRON DEVICES AND ELECTRONIC SYSTEMS

## A DECADAL PROJECTION IN MEMORY TECHNOLOGIES

DerChang Kau (高德昌)

Intel Fellow, Director of External Technology Pathfinding  
Corporate Planning Group

## Abstract

Since 1897's discovery of electron by Sir Joseph John Thomson (Nobel Laureate 1906), electron devices started the journey of the 2nd industrial evolution onward. Under the guidance of Moore's Law and Dennard Scaling, electron devices' density increase at cadence and electronic systems strive maintaining power density while improving performance. This talk invites participants first travel down the time tunnel of electron devices. We will jointly revisit researches in material synthesis and device exploration in atomistic switching physics to disrupt electrostatic switching mechanism. Memory technology will be used to project decadal electronic system advances in homogenous and heterogenous integration through VLSI fabrication and chiplet interconnect processes.

## About DerChang Kau

An Intel Fellow and a Director of External Technology Pathfinding, exploring chip manufacturing and system integration technologies aligning with product roadmap. For more than 3 decades, DerChang has been involved in various technology pathfinding and scaling deployment, including logic, memory, flash, embedded memory, mixed-signal, radio and advanced packaging. He also led Intel's efforts to define strategic direction for atomistic memory switching and threshold switching devices and drove the product initiatives of Optane Memory Technology. He holds MS degrees in Electrical Engineering from OSU.

## Outline

- Travel down the time tunnel of electron devices –
  - A Centennial Journey of Electrical Charges
- State of Art of Memory Technologies –
  - System hierarchy and incumbent deployment
  - A holistic view of Memories: Cell, Array and Subsystem
- Memories in next decade –
  - Cache, Memory and Storage
  - Near Memory and Storage Class Memory



A chat at Graduate School of Advanced Technology at National Taiwan University  
May/29/2023

# TRAVEL DOWN THE TIME TUNNEL OF ELECTRON DEVICES

A Centennial Journey of Electrical Charges



# Discoveries of Electron



**1895 Wilhelm Conrad Röntgen** (1845 - 1923) discovered X rays, for which he received the first Nobel Prize for physics in 1901. The “hand” was taken in 1896 with cathode-ray discharge. He later demonstrated the metallurgical and medical use of X rays.

<https://www.nobelprize.org/prizes/physics/1901/summary/>



**1897 Sir Joseph John Thomson** (1856 - 1940) discovered and identified the electron, for which he received the Nobel Prize for physics in 1906. Thomson demonstrated that cathode rays were actually units of electrical current made up of negatively charged particles of subatomic size as an integral part of all matter and theorized the "plum pudding" model of atomic structure in which a quantity of negatively charged electrons was embedded in a sphere of positive electricity, the two charges neutralizing each other.

<https://www.nobelprize.org/prizes/physics/1906/summary/>

# Innovations of Vacuum Electron Devices



**1905 Sir John Ambrose Fleming**  
(1849 - 1945) made  
the first diode tube,  
the Fleming valve.



The device had  
three leads, two  
for the heater and the  
cathode and the other for the plate.

[https://madeupinbritain.uk/Vacuum\\_Tube](https://madeupinbritain.uk/Vacuum_Tube)


**1907 Lee De Forest** (1873 - 1961) added a  
grid electrode to  
Flemings' valve and  
created the triode tube,



later improved and  
called the Audion.


He was a prolific inventor, and was  
granted more than 300 patents in Electronics

<https://www.britannica.com/biography/Lee-de-Forest>



# Revolution of Electronics – From Vacuum Science to Solid State Physics

In 1948, **John Bardeen** (1908 - 1991), **William Bradford Shockley** (1910 - 1989), **Walter Houser Brattain** (1902 - 1987) invented the transistor for Bell labs, sharing the 1956 Nobel Physics prize for the invention.



Shockley's insight of "minority carrier injection" became the bible of the new era


[1] W. Shockley, "The Theory of *P-N Junctions* in Semiconductors and *P-N Junction Transistors*." Nokia Bell Lab, July 1949

[2] W. Shockley, "*Electrons and Holes in Semiconductors: With Applications to Transistor Electronics*", Van Nostrand, Jan, 1950

# Thermionic emission (single-/dual-carrier) and beyond

**Diode:** two terminals and exhibiting a nonlinear I-V, *IEEE Standard Dictionary of Electrical and Electronics Terms, 1980*


Unidirectional  
Asymmetric  
Unipolar



L-Shape






S-Shape




N-Shape


Bidirectional  
Symmetric  
Ambipolar




# Thin Film Diode Candidates for Cross Point Memory




Y. Sasago, *et. al.*,  
VLSI '09. T2B-1




B. Govoreanu, *et.al.*,  
IEDM'13. S10.2




S. Yasuda, *et.al.*,  
VLSI, 2017. T2-4



K. Gopalakrishnan, *et. al.*,  
VLSI '10. TS19.41









S.G. Kim, *et. al.*,  
IEDM '15. S10.3




D. Kau, *et. al.*,  
IEDM '09. S27.1

# Threshold Switching Phenomenology & Mechanisms

Mechanism	Thermionic	Filamentation	Tunneling	MIEC	MIT	OTS
Construct.	P-N or M-S Jx	Ion ( $\text{Ag}^+$ ) in Ox	MIM	$\text{Cu}^+$ in SE	$\text{NbO}_2$	Chalcogenide
Switching	Electronic	Atomistic	Electronic	Atomistic	Atomistic	Electronic
Polarity	Unidirectional	Bidirectional	Bidirectional	Bidirectional	Bidirectional	Bidirectional
$\tau_{\text{switch}}$	sub nsec	ns ~ 100s ns	ps or faster	ns ~ 100s ns	ns to 10s ns	sub ns
$J_{\text{MAX}}$	$< 10\text{MA}/\text{cm}^2$	$1\text{-}10\text{MA}/\text{cm}^2$	$< 1\text{MA}/\text{cm}^2$	$\sim 10\text{MA}/\text{cm}^2$	$> 10\text{MA}/\text{cm}^2$	$> 10\text{MA}/\text{cm}^2$
$J_{\text{Inhibit}}$	$< 1\text{A}/\text{cm}^2$	$< 1\text{KA}/\text{cm}^2$	$< 1\text{KA}/\text{cm}^2$	$< 1\text{KA}/\text{cm}^2$	$< 1\text{KA}/\text{cm}^2$	$< 1\text{KA}/\text{cm}^2$
$V_{\text{Inhibit}}$	$< 3\text{V}$	$< 1\text{V}$	$< 3\text{V}$	$< 1\text{V}$	$< 3\text{V}$	$< 3\text{V}$
I-V						
Reference	Y. Sasago, <i>et. al.</i> , VLSI '09	J. Yang, <i>et. al.</i> , Adv Func Mtls (2018)	B. Govoreanu, <i>et. al.</i> , IEDM'13. P10.2	K. Gopalakrishnan, <i>et. al.</i> , VLSI Symposium '10.	X. Liu <i>et. al.</i> , EDL Oct.'14	S. Yasuda, <i>et. al.</i> , VLSI symposium, '17,





## **EDS J.J. Ebers Award**

“for outstanding technical contributions to electron devices”

1971 John L. Moll  
1972 Charles W. Mueller  
1973 Herbert Kroemer  
1974 Andrew S. Grove  
1975 Jacques I. Pankove  
1976 Marion E. Hines  
1977 Anthony E. Siegman  
1978 Hung C. Lin  
1979 James M. Early  
1980 James D. Meindl  
1981 Chih-Tang Sah  
1982 Arthur G. Milnes  
1983 Adolf Goetzberger  
1984 Izuo Hayashi  
1985 Walter F. Kosonocky  
1986 Pallab K. Chatterjee  
1987 Robert W. Dutton  
1988 Al F. Tasch, Jr.  
1989 Tak H. Ning  
1990 Yoshiyuki Takeishi

1991 Simon M. Sze  
1992 Louis C. Parrillo & Richard S. Payne  
1993 Karl Hess  
1994 Alfred U. Mac Rae  
1995 Martin A. Green  
1996 Tetsushi Sakai  
1997 Marvin H. White  
1998 B. Jayant Baliga  
1999 James T. Clemens  
2000 Bernard S. Meyerson  
2001 Hiroshi Iwai  
2002 Lester F. Eastman  
2003 James D. Plummer  
2004 Jerry G. Fossum  
2005 Bijan Davari  
2006 Ghavam G. Shahidi  
2007 Stephen J. Pearton  
2008 Mark R. Pinto  
2009 Baruch Levush  
2010 Mark E. Law

2011 Stuart Ross Wenham  
2012 Yuan Taur  
2013 Nobukazu Teranishi  
2014 Joachim N. Burghartz  
2015 Jack Yuan-Chen Sun  
2016 Jaroslav Hynecek  
2017 Kang L. Wang  
2018 Michael Shur  
2019 H.-S. Philip Wong  
2020 Arokia Nathan  
2021 Bruce Gnade  
2022 Albert Wang





A chat at Graduate School of Advanced Technology at National Taiwan University  
May/29/2023

# STATE OF ART OF MEMORY TECHNOLOGIES

System hierarchy and incumbent deployment  
A holistic view of Memories: Cell, Array and Subsystem

# We are in a data-centric world

## All data are stored, processed, and analyzed

Every Day Data is **EXPLODING**

**1.5 GB**

AVERAGE  
INTERNET USER



**>100 GB**

AUTONOMOUS DRIVING



**3 TB**

SMART HOSPITAL



**30 TB**

AIRPLANE DATA



**1 PB**

SMART FACTORY



**50 PB**

PUBLIC SAFETY




# Incumbent Technologies in Memory/Storage Hierarchy

*each of which has greater capacity than the preceding but which is less quickly accessible*

*“The Memory Organ – **Ideally** one would desire an **indefinitely large memory capacity** such that any particular ... **word** would be **immediately** ... available. ... It does not seem possible physically to achieve such a capacity. ... We are therefore forced to recognize the possibility of constructing a **hierarchy of memories**, each of which has greater capacity than the preceding but which is less quickly accessible.”*


**Preliminary Discussion of the Logical Design of an Electronic Computing Instrument**

*Arthur Burks, Herman Goldstine and John von Neumann, June/28/1946*



A memory cell consists one storage element and one or more access switch(es)


- Storage Elements:
  - Latch: Circuit based or Thyristor device
  - Electrostatic memory switch: Two terminal capacitor, floating gate/plate, charge traps devices
  - Atomistic memory switch: Phase change, Magneto Tunnel Junction, Ferroelectric, Oxy-Vacancy (Filamentation)
- Access Devices:
  - 3 terminal Transistor:
    - Pass logic (1T) is typical used for read/write access.
    - Gated common-source amp (2T) is used for read only access
    - Biased Source-follower (1T) is used for read only access
  - Two-terminal diodes: Thermionic (PN junction, Schottky barrier, DIAC & etc) , MIT, OTS MIEC, volatile filamentation and etc.




**Brain teaser: multiple memory storage elements share one access device**

# Multi-ported SRAM Symmetry


## 1RW




## 2RW



## 1R1W



## 2R1W



## Options “Multi-Port Memories” – Cell and Array

- Used for multi-tasking
  - “Simultaneously” read and write data or read-while-write
  - Parallel Processing – increase bandwidth without cycle time compressing
  - Dedicated Memory to keep track branch prediction and decision
  - Shared Memory for multi-cores or networked processors
- Multi-port SRAM is a commonly used for cache design
  - For CISC CPUs, Multi-Port cell such as mRnW configuration is used
  - For RISC CPUs, Single-Port cell such as 1RW with multi-bank configuration is used.




Array Capacity:  $n \cdot m \cdot w$  bits  
with 1RW, 1R1W, 2R2W cells

6T cell  
1RW

8T cell  
1R1W

16T cell  
2R2W

Bruce Jacob et.al, Memory System, p.265



# $n \cdot m \cdot w$ -bit array




## 4 RW ports vs. 2R2W ports

6T cell  
1 RW port  
1Bank

6T cell  
4 RW ports  
4 banks

16T cell  
2R2W ports  
1Bank

Bruce Jacob et.al, Memory System, p.265





Pair memory technology research with  
compute architecture/hierarchy research

**A holistic system innovation and design is co-optimized  
between  
the choices of devices (cells) and circuit (array) architecture**



A chat at Graduate School of Advanced Technology at National Taiwan University  
May/29/2023

# MEMORIES IN NEXT DECADE


Cache, Memories and Storage  
Near Memory and Storage Class Memory

## Gaps to fill between Caches, Main Memory & Storage beyond scaling



### *“It’s the Memory, Stupid!*

*... **Processor Speed Has Outstripped Memory** ... today’s chips are largely able to **execute code faster than we can feed them with instructions and data**. There are no longer performance bottlenecks in the floating-point ... **The real design action is in memory subsystems**—caches, buses, bandwidth, and latency...I expect that over the coming decade memory subsystem design will be **the only important design issue** for microprocessors.”*

Architects Look to Processors of Future,  
Microprocessor Report, V10, No. 10, Aug/5/1996  
Dick Sites, Digital Equipment Corp




# Cache Memory in next decade




\*L. Su, "High-Performance Computing: Services and Products Essential to our Daily Lives" Computex, 2021.

- Scaling trajectory of mainstream logic technology yet optimized for SRAM
- IP folding to increase Cache capacity : Core
  - Enabling technology: TSV, back-side metallization, reconstructed wafer, wafer-wafer (hybrid) bonding,
- Key Challenges: Power and Thermal


## Emerging Memories for In Package Memory candidates





1T- 1X Array Architecture



Intel Gen 1 eDRAM [1T1C]




Access Transistor



Memory Element

**Key Challenge: BW, Granularity**


Compute Memory Disaggregation




# Chiplet stacking to improve packing density, Power and Bandwidth

M. O'Connor, et.al., ACM/MICRO 2017


**HBM2 Channels:**  
Shared 16 GB/s  
Channel  
16 banks per  
channel  
BW of idle banks  
is "wasted"




**Quad-Bandwidth  
HBM Channels:**  
Four 16 GB/s  
Channels  
Shared inter-  
bank bus  
High datapath  
& array act.  
energy




**Fine-Grained  
DRAM Arch:**  
Partition Bank  
into narrower  
pseudo-banks  
32 Dedicated  
Local 2 GB/s  
Channel  
Local, parallel  
I/O per bank at  
lower energy





HBM, H Jun, et.al., IMW'2017



A. Su, et.al., ECTC2019



# DRAM's Journey beyond Trench Capacitor







Kinam Kim, IEDM'21, Plenary Session 1.1



## Emerging Memories for Persistent Memory in 3D Cross Point Architectures

Intel Gen 1 3D XPoint™




**Key Challenge: Matching Memory & Selector**

# Consideration of architecting a cross point memory technology

Desirable Attributes: Nonvolatile, Low Cost, High Performance

- Simple scalable, 3D stackable construction; low D·T, BEOL compatible with mainstream IC manufacturing
- Memory switching in atomistic state (bulk); superior scalability than electrostatic memory switching physics
- Individual cell access, small granularity
- Fast switching materials + local low resistance metal interconnect

**Challenge: to “mate” selector and memory in achieving a non-linear I-V for array access**



## Potential Memory Options:

- Spin polarization
- Phase change/segregation
- Ferroelectric hysteresis
- Interfacial barrier modulation
- Oxygen vacancy relocation
- Ionic transport
- NRAM (?)

## Potential Selector Options:


- Unidirectional
  - Homo/Heterogenous P/N Jx
  - Schottky Barrier
- Bidirectional
  - Mixed ionic-electronic conduction
  - Tunneling barrier
  - Metal-insulator transitions
  - Ovonic threshold switching

# In Pursuit of a Dream ...

September 28  
1970

Amorphous semiconductors: jury still out 56  
Designing low-noise bipolar amplifiers 82  
The big gamble in home video recorders 89



**Electronics**



Amorphous semiconductors Part I  
**Nonvolatile and reprogrammable,  
the read-mostly memory is here**


Integrated arrays combine amorphous and crystalline technologies;  
new memories could help realize promise of microprogramming

By R. B. Neale and D. L. Nelson, Energy Conversion Devices Inc., Troy, Mich.  
Gordon E. Moore, Intel Corp., Mountain View, Calif.




**A stackable cross point phase change memory**

DerChang Kau, Stephen Tang<sup>2</sup>, Ilya V. Karpov, Rick Dodge<sup>3</sup>, Brett Klehn, Johannes A. Kalb, Jonathan Strand<sup>4</sup>,  
Aleshandre Diaz<sup>2</sup>, Nelson Leung, Jack Wu<sup>3</sup>, Sean Lee, Tim Langtry<sup>5</sup>, Kuo-wei Chang, Christina Papagianni<sup>3</sup>,  
Jinwook Lee, Jeremy Hirst<sup>4</sup>, Swetha Erra, Eddie Flores<sup>3</sup>, Nick Righos, Herman Castro<sup>3</sup> and Gianpaolo Spadini



December 8  
2009





August 13  
2020

## A Half Century Endeavor

D. Kau, VLSI-TSA 2021



# 3D NAND in next decade will continue to drive \$/bit on par with HDD



Kinam Kim, IEDM'21, Plenary Session 1.1



# Takeaway of Advances of Memory Technologies

- Universal memory
  - Universal memory often sought, but hierarchy always existed and likely always will be
  - FoM must be benchmarked with respect to the corresponding *hierarchy of memories*
- Disrupt memory technology
  - Typical long gestation of Disruptive Memory Technologies
  - Mainstream memories hard to establish; hard to displace or to replace;  
DRAM replaced Core memory in 1960's and SSD displacing spin drive in 2000's
  - Memory technology research to productization can take decades and once productized, achieving mainstream is still not guaranteed
- Memory Subsystem
  - Modular, Modular, Modular
  - Power/Thermal conscious: Energy of moving bits back and forth becoming limiting
  - 3DIC (monolithic, wafer-wafer) and packaging of multi-chip
    - TTM and Cost driven
  - Pair memory tech research with compute architecture/hierarchy research.
  - Software (often ignored ) enabling to alleviate adoption barriers or to unlock value