

THE PURSUIT OF

ATOMISTIC SWITCHING AND CROSS POINT MEMORY

DerChang Kau
Intel Corporation

- Introduction
- Problem Statement and Solution Space
- Cross Point Memory Array and Choices of Selector
- 3D XPoint Memory Technology
- Conclusion

- Introduction
- Problem Statement and Solution Space
- Cross Point Memory Array and Choices of Selector
- 3D XPoint Memory Technology
- Conclusion

2021 VLSI-TSA


Computer Architecture 101: Hierarchy of Memory

each has greater capacity than the preceding but less quickly accessible

"The Memory Organ — Ideally one would desire an indefinitely large memory capacity such that any particular ... word would be immediately ... available. ... It does not seem possible physically to achieve such a capacity. ... We are therefore forced to recognize the possibility of constructing a hierarchy of memories, each of which has greater capacity than the preceding but which is less quickly accessible."


Preliminary Discussion of the Logical Design of an Electronic Computing Instrument

Arthur Burks, Herman Goldstine and John von Neumann, June/28/1946



Cache and Main Memory Scaling

SRAM and DRAM scaling have significantly slowed



A. Fazio, "Advanced Technology and Systems of Cross Point Memory", IEDM 2020, S24.1

2010-2020:


double every

3.5 years

2020

Storage Scaling –

Flash based Solid State Drive displaces Hard Disk Drive*
3D NAND warrants Cost scaling superiority for path ahead




^{*:} Intel Ships Enterprise-Class Solid-State Drives https://www.intel.com/pressroom/archive/releases/2008/20081015comp.htm

- Introduction
- Problem Statement and Solution Space
- Cross Point Memory Array and Choices of Selector
- 3D XPoint Memory Technology
- Conclusion

2021 VLSI-TSA

Storage hardly improves bandwidth without adding capacity



Source: various IEEE, ISSCC, IEDM, and IMW papers.

While capacity has grown for NAND, performance – write performance and in particular as more bits per cell are added – has not kept up with capacity growth.

As BW goals often solved by brute force (parallel die), BW density scaling becomes critical due to cost barriers. It amplifies scaling challenges.

The anticipated solution to bridge the gap


von Neumann architecture gave away the answer long ago –

large memory capacity

word

immediately available

Cross Point Memory is a promising scalable solution




- Simple scalable structure + 3D technology
 - → Large Memory Capacity
- Individual Cell Access
 - → Word (small granularity accessible)
- Fast switching materials + low resistance metal interconnect
 - → Immediately Available

Challenge: Mating a selector device with non-linear I-V & a memory element with tight distribution

- Introduction
- Problem Statement and Solution Space
- Cross Point Memory Array and Choices of Selector
- 3D XPoint Memory Technology
- Conclusion

2021 VLSI-TSA ₁₀

Cross Point Memory Array – ½ voltage biased scheme




The selected bit (•) is at the cross point of the selected bitline (BL) and wordline (WL) Functionality –

- A fully networked x-y resistive array → Sneak paths thru all de-selected cells (•) connect the selected BL/WL Reliability —
- All bits on selected BL (▶) and selected WL (▶) are biased → Read/Write disturbance and retention

A selector isolates memory cells in an array, improves access accuracy and strengthens reliability.


Selector of a cross-point memory cell is a diode

Diode: two terminals and exhibiting a nonlinear I-V, *IEEE Standard Dictionary of Electrical and Electronics Terms, 1980*



Random Access of a Memory in Cross Point Array


Unidirectional L-Shape Selector



A rectifying selector turns on one bit with forward bias and isolates others with reverse bias.

- Selected BL/WL are toggled between OV and V
- All bits but selected WL/BL are reversed biased


Bidirectional S-Shape Selector




Subject to V_{drop} at each cross points, the selected bit is triggered, and the unselected bits are blocked.

- Selected BL/WL are toggled between OV and ±V
- All bits but selected WL/BL are 0 biased


Thin Film Diode Candidates for Cross Point Memory




Y. Sasago, et. al., VLSI '09. T2B-1




K. Gopalakrishnan, et. al., VLSI '10. TS19.41




B. Govoreanu, et.al., IEDM'13. S10.2



S.G. Kim, et. al., IEDM '15. S10.3



S. Yasuda, et.al., VLSI, 2017. T2-4



D. Kau, et. al., IEDM '09. S27.1

Threshold Switching Phenomenology & Mechanisms

Mechanism	Thermionic	Filamentation	Tunneling	MIEC	MIT	OTS
Construct.	P-N or M-S Jx	Ion (Ag+) in Ox	MIM	Cu⁺ in SE	NbO ₂	Chalcogenide
Switching	Electronic	Atomistic	Electronic	Atomistic	Atomistic	Electronic
Polarity	Unidirectional	Bidirectional	Bidirectional	Bidirectional	Bidirectional	Bidirectional
$ au_{\sf switch}$	sub nsec	ns ~ 100s ns	ps or faster	ns ~ 100s ns	ns to 10s ns	sub ns
J _{MAX}	< 10MA/cm²	1-10MA/cm²	< 1MA/cm²	~10MA/cm²	> 10MA/cm ²	> 10MA/cm ²
${\sf J}_{\sf Inhibit}$	<1A/cm²	<1KA/cm²	<1KA/cm²	<1KA/cm²	<1KA/cm²	<1KA/cm²
$V_{Inhibit}$	< 3V	<1V	<3V	<1V	< 3V	< 3V
I-V	10°	Current (A) O A STATE OF THE ST	De 10 In-scale Applied voltage, V _a [V]	The State of the S	10 ³ PrTE/NbOaHrOaPrBE 10 ³ 1st cycle 10 ⁵ 150µmx150µm 10 ⁷ Voltage (V)	1e-7 1e-6 E 1e-5 1e-4 1e-3 -7 -6 -5 -4 -3 -2 -1 0 1 2 3 4 5 6 7 V(V)
Reference	Y. Sasago, et. al., VLSI '09	Z. Wang, et.al., Adv Func Mtls (2018)	B. Govoreanu, et.al., IEDM'13. P10.2	K. Gopalakrishnan, et.al., VLSI Symposium '10.	X. Liu <i>et.al.,</i> EDL Oct.'14	S. Yasuda, et.al., VLSI symposium, '17,

- Introduction
- Problem Statement and Solution Space
- Cross Point Memory Array and Choices of Selector
- 3D XPoint Memory Technology
- Conclusion

2021 VLSI-TSA ₁₆

Memory Cell

Sandwiched at the cross point of wordline and bitline metals


Selector device is based on Ovonic threshold switches


Storage element is based on chalcogenide alloy with power efficient memory switching without sub-lithography feature

Carbon electrode has two jobs: electrical connector and chemical barrier



Memory Switching






Distinct bulk switching in departure from prevalent chalcogenide memory

<u>Tight statistical control:</u> The entire volume of memory material undergoes bonding transformations between high (fully crystalline) and low (fully amorphous) conductivity with no partial switching.

<u>Deterministic write algorithms:</u> While it shares a chalcogenide-based genealogy with PCM, it does not rely on stochastic crystallization growth processes initiated at the amorphous-crystalline interface no program verification is required.

These fundamental architectural advantages enable low latency, high bandwidth, AND high endurance NVM subsystems.

High-Volume Manufacturing Proven



1st Generation 3D XPoint Media Attributes				
Attribute	Value			
Cell Feature Size (half pitch)	20nm			
# Decks	2			
Die Capacity	128 Gbits			
Bank Access Size	16 Bytes			
# Independent Banks	16			
Read Latency per Bank	100nSec			
Write Latency per Bank	500nSec			
Write Bandwidth (MB/s) per TB	>35,000MByte/sec/TB			

First generation 128Gb 3D XPoint Memory featuring 5-level metal CMOS Under Array technology delivers high density, low latency nonvolatile memory.


Scaling Direction


- Physical Scaling (Density)
 - Increase deck count → Vertical scaling
 - Pitch reduction → Lateral scaling
- Energy scaling
 - Variation tightening for supply reduction
 - Circuit efficiency improvement to reduce AC and DC dissipation
- BW scaling
 - Protocol and circuit optimization to reduce access latency
 - Increase bank count for concurrency
 - Material tuning for performance improvement
- Flash inspired (NOR and NAND)
 - Multi-Level Cell
 - Architecture augmentation

- Introduction
- Problem Statement and Solution Space
- Cross Point Memory Array and Choices of Selector
- 3D XPoint Memory Technology
- Conclusion

2021 VLSI-TSA ₂₁

In Pursuit of a Dream ...







A Half Century Endeavor

3D XPoint Technology Bridges Memory-Storage Gap

MEMORY



STORAGE

SRAM

Latency: 1X Capacity: 1X

DRAM

Latency: ~10X Capacity: ~100X

3D XPoint


Latency: ~100X Capacity: ~1,000X

NAND SSD

Latency: ~100,000X Capacity: ~4,000X-8,000X

HDD

Latency: ~10 Million X Capacity: ~10,000X












Optane™ based on 3D XPoint



Legal Disclaimers

- Intel technologies may require enabled hardware, software or service activation.
- No product or component can be absolutely secure.
- Your costs and results may vary.
- © Intel Corporation. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Other names and brands may be claimed as the property of others.
- Results have been estimated or simulated.
- Intel does not control or audit third-party data. You should consult other sources to evaluate accuracy.
- No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document.
- Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and noninfringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

2021 VLSI-TSA ₂₅