

JEDEC STANDARD

Compression Attached Memory Module (CAMM2) Common Standard

JESD318
Version 1.02

November 2023

JEDEC SOLID STATE TECHNOLOGY ASSOCIATION



NOTICE

JEDEC standards and publications contain material that has been prepared, reviewed, and approved through the JEDEC Board of Directors level and subsequently reviewed and approved by the JEDEC legal counsel.

JEDEC standards and publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for use by those other than JEDEC members, whether the standard is to be used either domestically or internationally.

JEDEC standards and publications are adopted without regard to whether or not their adoption may involve patents or articles, materials, or processes. By such action JEDEC does not assume any liability to any patent owner, nor does it assume any obligation whatever to parties adopting the JEDEC standards or publications.

The information included in JEDEC standards and publications represents a sound approach to product specification and application, principally from the solid state device manufacturer viewpoint. Within the JEDEC organization there are procedures whereby a JEDEC standard or publication may be further processed and ultimately become an ANSI standard.

No claims to be in conformance with this standard may be made unless all requirements stated in the standard are met.

Inquiries, comments, and suggestions relative to the content of this JEDEC standard or publication should be addressed to JEDEC at the address below, or refer to www.jedec.org under Standards and Documents for alternative contact information.

Published by
©JEDEC Solid State Technology Association 2023
3103 North 10th Street
Suite 240 South
Arlington, VA 22201-2107

JEDEC retains the copyright on this material. By downloading this file the individual agrees not to charge for or resell the resulting material.

PRICE: Contact JEDEC

Printed in the U.S.A.
All rights reserved

DO NOT VIOLATE
THE
LAW!

This document is copyrighted by JEDEC and may not be reproduced without permission.

Organizations may obtain permission to reproduce a limited number of copies through entering into a license agreement. For information, contact:

JEDEC Solid State Technology Association
3103 North 10th Street
Suite 240 South
Arlington, VA 22201-2107

<https://www.jedec.org/contact>

This page intentionally left blank

Compression Attached Memory Module (CAMM2) Common Standard

Contents

	Page
1 Scope	1
2 Environmental Requirements	3
3 Connector Pinouts and Signal Descriptions	4
3.1 Power, Ground, and Sideband Signal Descriptions.....	4
3.2 DDR5 Signal Descriptions.....	6
3.3 DDR5 Single-Channel CAMM2 Connector Pin Assignments	7
3.4 DDR5 Single-Channel Pinout Table.....	8
3.5 DDR5 Dual-Channel CAMM2 Connector Pin Assignments	11
3.6 DDR5 Dual-Channel Pinout Table	12
3.7 LPDDR5/5X Signal Descriptions	17
3.8 LPDDR5/5X CAMM2 Connector Pin Assignments	18
3.9 LPDDR5/5X Pinout Table	19
4 Power Details	24
4.1 CAMM2 Voltage Requirements.....	24
4.2 Soft Stop Time Programing for the PMIC Registers	24
5 Component Details	26
5.1 Component Types and Placement.....	26
5.2 Decoupling Guidelines.....	29
6 CAMM2 Design Details	30
6.1 Channel Definition.....	30
6.2 Single-channel versus Dual-channel DDR CAMM2.....	30
6.3 Explanation of Net Structure Diagrams	31
6.4 General Net Simulation Assumptions.....	32
6.5 CAMM2 Length-matching Principles	33
6.5.1 Principle #1.....	33
6.5.2 Principle #2.....	34
6.5.3 Principle #3.....	34
6.5.4 Principle #4.....	34
6.5.5 Principle #5.....	35
6.6 Length Matching Groups.....	35
6.7 Routing Considerations.....	38
6.7.1 CLK, CMD/ADR, and CS Groups.....	38
6.7.2 Lead-in versus Loaded Sections.....	39
6.7.3 Length/Delay Matching to SDRAM Devices	39
6.7.4 Load/Delay Compensation.....	40
6.7.5 ALERT_n Wiring	40

Contents (cont'd)

6.7.6	RESET_n Wiring	42
6.7.7	Via Compensation	43
6.7.8	Plane Referencing	44
6.8	Address Mirroring	44
6.9	CAMM2 Routing Space Constraints	45
6.10	CAMM2 Physical Requirements	47
6.10.1	Via Placement	47
6.10.2	Component Pad Sizes and Geometry	47
6.10.3	Unused CLK, CS termination	47
6.10.4	DQ/CA Stub Resistor	47
6.10.5	ZQ Calibration Wiring	47
6.10.6	TEN Wiring	47
6.10.7	Loop Back Wiring	47
6.10.8	MIR Wiring	47
6.10.9	CA_ODT Wiring	48
6.10.10	CAI Wiring	48
6.11	Reference Stackups	48
6.11.1	Reference 10-Layer DDR5 and LPDDR5 CAMM2 Stackup	49
6.11.2	Reference 12-Layer DDR5 CAMM2 Stackup	50
6.11.3	Reference 14-Layer DDR5 CAMM2 Stackup	51
6.11.4	Reference 16-Layer DDR5 CAMM2 Stackup	52
6.12	Module Sideband Bus	53
6.13	Bit Swizzling Rules	53
7	CAMM2 Impedance Profile	54
8	Serial Presence Detect Component Specification	54
9	Product Label	54
10	JEDEC Process	54

Contents (cont'd)

List of Tables

	Page
Table 1 — Product Family Attributes.....	2
Table 2 — Environmental Parameters	3
Table 3 — Power, Ground, and Sideband Signal Descriptions.....	4
Table 4 — DDR5 Signal Descriptions	6
Table 5 — DDR5 Single-Channel CAMM2 Connector Pin Wiring Assignments	8
Table 6 — DDR5 Dual-Channel CAMM2 Connector Pin Wiring Assignments.....	12
Table 7 — LPDDR5/5X Signal Descriptions.....	17
Table 8 — LPDDR5/5X CAMM2 xxx Pin Connector Pin Wiring Assignment	19
Table 9 — DDR5 (PMIC5100) and LPDDR5/5X (PMIC5200) Voltage Rails.....	24
Table 10 — DDR5 PMIC5100 Register Setting for the Soft Stop	24
Table 11 — LPDDR5/5X PMIC5200 Register Setting for the Soft Stop.....	25
Table 12 — DDR5 x8 SDRAM Pad Array.....	26
Table 13 — DDR5 x16 SDRAM Pad Array.....	27
Table 14 — LPDDR5/5X x32 SDRAM Pad Array.....	28
Table 15 — DDR5 Decoupling Capacitor Guidelines	29
Table 16 — LPDDR5/5X Decoupling Capacitor Guidelines.....	29
Table 17 — Simulation Conditions Example	32
Table 18 — Allegro Constraint Manager Length Matching Example.....	36
Table 19 — Length-matching Groups for DDR5 CAMM2	36
Table 20 — Length-matching Specifications for LPDDR5/5X CAMM2	37
Table 21 — Plane Referencing for DDR5 and LPDDR5/5X.....	44
Table 22 — Routing Space Constraints	45

Contents (cont'd)

List of Figures

	Page
Figure 1 — Stacking with Single-channel CAMM2	31
Figure 2 — Mounting of a Dual-channel CAMM2 with DDR5 DRAM	31
Figure 3 — Mounting of a Dual-channel CAMM2 with LPDDR5 DRAM.....	31
Figure 4 — Net Structure Example for Two Rank CAMM2	32
Figure 5 — Fly By Topology Example	38
Figure 6 — Command/Address Routing Topology Example.....	39
Figure 7 — ALERT_n Wiring Examples	41
Figure 8 — RESET_n Wiring Example.....	42
Figure 9 — Via Compensation Explanation.....	43
Figure 10 — Sideband Bus Wiring Example	53

COMPRESSION ATTACHED MEMORY MODULE (CAMM2) COMMON STANDARD

From JEDEC Board Ballet JCB-23-56, formulated under the cognizance of the JC-45 committee on DRAM Modules, item 2290.07B.

1 Scope

This standard defines the electrical and mechanical requirements for Double Data Rate, Synchronous DRAM Compression-Attached Memory Modules (DDR5 SDRAM CAMM2s) and Low Power Double Data Rate, Synchronous DRAM Compression-Attached Memory Modules (LPDDR5/5X SDRAM CAMM2s). These DDR5 and LPDDR5/5X CAMM2s are intended for use as main memory when installed in computers, laptops, and other systems.

“CAMM” is general language to describe the module category. CAMM2 is this JEDEC standard version while prior CAMMs have been proprietary.

Reference design examples are included which provide an initial basis for CAMM2 designs. Modifications to these reference designs may be required to meet all system timing, signal integrity and thermal requirements for PC5-6400, and beyond. CAMM2 with LPDDR5 DRAM is expected to start at 6400 MTs and increment upward in cadence with the DRAM speed capabilities. All CAMM2 implementations must use simulations and lab verification to ensure proper timing requirements and signal integrity in the design.

Related specifications:

- JESD79-5: DDR5 SDRAM specification
- JESD209-05A: LPDDR5 SDRAM specification
- JESD300-5: SPD5118 Hub and Serial Presence Detect Device Specification
- JESD301-2: PMIC5100 DDR Power Management Integrated Circuit (PMIC) Device Specification
- JESD301-3: PMIC52x0 LPDDR5/5X Power Management Integrated Circuit (PMIC) Device Specification
- JESD400-5: DDR Serial Presence Detect (SPD) Contents
- JESD406-5: LPDDR Serial Presence Detect (SPD) Contents
- JESD401-5: DDR5 DIMM Label
- JESD401-5: LPDDR5/5X DIMM Label
- JESD403-1: JEDEC Module Sideband Bus
- MO-210: Plastic Bottom Grid Array, 0.80 mm Pitch, Rectangular Family Package
- MO-338: 315-ball, pattern A CAMM2 Package

1 Scope (cont'd)**Table 1 — Product Family Attributes**

Module Organization	DDR x64 (x32, 2 subchannels) = Single Channel CAMM2 DDR x72 ECC (x36, 2 subchannels) = Single Channel CAMM2 DDR x128(x32, 4 subchannels) = Dual Channel CAMM2 DDR x144 ECC (x36, 4 subchannels) = Dual Channel CAMM2 LPDDR x128 (x16, 8 subchannels)	
Module Dimensions (nominal)	Various form factors with X = 78 mm, Y = 29.6to 68 mm	MO-357 MO-358
Pin Count and Pitch	Variation AXXX for dual-channel CAMM2: 356 pins on 1.0 x 1.38 mm centers with ground shields interposed between rows Variation BXXX for single-channel CAMM2s: 178 pins on 1.0 x 1.38 mm centers with ground shields interposed between rows Variation CXXX for dual-channel CAMM2s: 644 pins on 1.0 x 1.38 mm centers with no ground shields:	SO-032
DDR5 SDRAMs Supported	16 Gb, 24 Gb, 32 Gb	MO-210
LPDDR5/5X SDRAMs supported	32 Gb (2x16), 64 Gb(4x16), 128 Gb (8x8)	
Capacity	8 GB - 128 GB	
SDRAM width	X8 DDR5, x16 DDR5, x32 LPDDR5/5X	
Serial Presence Detect with Thermal Sensor	1024 byte	JESD300-5
PMIC	PMIC5100 for DDR5 PMIC5200 for LPDDR5/5X	JESD301-2 – DDR5 JESD301-3 for LPDDR5/5X
Input voltage	5V (VIN_BULK)	JESD301-2 – DDR5 JESD301-3 for LPDDR5/5X
Interface	1.1 V signaling for DDR5 0.5 V DQ/DQS/WCK (diff) signaling for LPDDR5/5X 1.05 V Addr/Clock(diff) signaling for LPDDR5/5X	

2 Environmental Requirements

CAMM2s are intended for use in these environments:

- Mobile computing environments that have limited capacity for heat dissipation.
- Standard office environments for desktop and AIO systems that have heating and air conditioning.

Table 2 — Environmental Parameters

Symbol	Parameter	Rating	Units	
TOPR	DDR5 DRAM Operating Temperature	0 to +85 0 to +95	°C	1x Refresh 2x Refresh
TOPR	LPDDR5 DRAM Operating Temperature	0 to +85	°C	Per JESD209-5 Table 400
TSTG	Storage Temperature	-55 to +100	°C	
NOTES: 1. Operating temperature applies to the case temperature of all SDRAM components on the module. All other support components on the module must remain within their respective operating temperature ranges when the case temperature of the SDRAMs is at the minimum and maximum values. See JESD402-1 for details. 2. Storage temperature applies to the case temperature of all components on the module. See JESD402-1 for details. This is a stress rating only, and device functional operation at or above the conditions indicated is not implied. Exposure to absolute maximum ratings for extended periods may affect reliability.				

3 Connector Pinouts and Signal Descriptions

3.1 Power, Ground, and Sideband Signal Descriptions

Table 3 — Power, Ground, and Sideband Signal Descriptions

Signal	Type	I/O Level	Function
ALERT_n	Input/ Output	VDD	Alert: If there is error in CRC, then Alert_n goes LOW for the period time interval and goes back HIGH. During Connectivity Test mode, this pin works as input. Use of this signal is system dependent. Pull up pin to VDDQ.
HSA	Input	2.1 V max	Host Sideband Bus device ID address pin: input to a Hub or other client device to distinguish between identical devices in the I3C-Basic/I2C address range.
HSCL	Input	1.0 V	Host Sideband Bus clock, supplied by the controller.
HSDA	Input/ Output	1.0 V	Host Sideband Bus data, connected from the controller to Hub or Host bus Target devices.
PWR_EN	Input	1.8 V or 3.3 V	PMIC Enable. When this pin is high, the PMIC turns on the regulator. When this pin is low, the PMIC turns off the regulator. This signal is connected to PMIC's VR_EN pin. Recommended pullup to 1.8 V. PMIC is 3.3 V tolerant.
PWR_GOOD	Input/ Output	Open Drain	Power good indicator. Open Drain output. The PMIC floats this pin high when VIN_Bulk input supply as well as all enabled output buck regulators and all LDO regulator tolerance threshold is maintained as configured in appropriate register. The PMIC drives this pin low when VIN_Bulk input goes below the threshold or when any of the enabled switch output regulators exceed the threshold configured in the appropriate register or any LDO output regulator exceeds the threshold tolerance. Input: The PMIC disables its output regulators when this pin is low. The LDO outputs shall remain on.

Table 3 — Power, Ground, and Sideband Signal Descriptions (cont'd)

Signal	Type	I/O Level	Function
RESET_n	Input	VDD	Active Low Asynchronous Reset: Reset is active when RESET_n is LOW, and inactive when RESET_n is HIGH. RESET_n must be HIGH during normal operation. RESET_n is a CMOS rail to rail signal with DC high and low at 80% and 20% of VDDQ.
RFU	NA	NA	Reserved for Future Use. No electrical connection is present on CAMM2. Motherboards must pull down these RFU's to assure no unintended effects of floating pins.
RFU DDR6	NA	NA	Reserved for Future Use. These locations are not populated with pins in the current CAMM2 connector but are intentionally spaced at 1 x 1.14 mm such that a future standard could add contacts at these locations.
UNLOCK	Input	1.8 V	If PMIC supports UNLOCK, then when this pin is high upon assertion of VR_EN, the PMIC register bit 0x2F[2] is set high and follows the UNLOCK pin state. When this pin is low upon assertion of VR_EN, then 0x2F[2] is set low and the PMIC enters regulation with registers locked. 220K ohm pulldown to ground on module at PMIC input is required to default to secure state. 22K ohm pull up on motherboards is recommended to indicate support for UNLOCK at VR_EN assertion. Support is optional but highly recommended for new designs that can drive UNLOCK from a secure GPIO source.
VIN_BULK	Supply	4.25 - 5.5 V	5 V (nom) power input supply to the PMIC for analog circuits.
NOTES: Sideband signals may be represented with signal suffix _0 or _1 to indicate channel number. CAMM2 designs must use the sideband signals with _0 suffix. The use of _0 and _1 suffix occurs on motherboard designs that support mechanical stacking of single-channel CAMM2			

3.2 DDR5 Signal Descriptions

Table 4 — DDR5 Signal Descriptions

Signal	Type	I/O Level	Function
CLK[3:0]_t CLK[3:0]_c	Input	VDD	Clock: CLK_t and CLK_c are differential clock inputs. All address and control input signals are sampled when crossing the positive edge of CLK_t and negative edge of CLK_c.
CA[12:0]	Input	VDD	Command/Address Inputs: CA signals provide the command and address inputs according to the Command Truth Table. Note: Since some commands are multi cycle, the pins may not be interchanged between devices on the same bus.
CS[3:0]_n	Input	VDD	Chip Select: All commands are masked when CS_n is registered HIGH. CS_n provides for external Rank selection on systems with multiple Ranks.
DQ[31:0]	Input/ Output	VDDQ	Data Input/Output: Bi-directional data bus. If CRC is enabled via Mode register, then CRC code is added at the end of Data Burst.
CB[3:0]	Input/ Output	VDDQ	DIMM ECC check bits
DQS[4:0]_t DQS[4:0]_c	Input/ Output	VDDQ	Data Strobe: output with read data, input with write data. Edge-aligned with read data, centered in write data. DDR5 SDRAM supports differential data strobe only and does not support single-ended. (DQS[4] is for ECC)
DMI[3:0]_n	Input	VDDQ	Data Mask Inversion: DM_n is an input mask signal for write data. Input data is masked when DM_n is sampled LOW coincident with that input data during a Write access. DM_n is sampled on both edges of DQS. For x8 device, the function of DM_n is enabled by MR5:OP[5]=1.

NOTES:

- Subchannel groups are represented with signal prefixes DDR0A_, DDR0B_, DDR1A_, and DDR1B_. All the above signals are duplicated for each subchannel.
- Informative: In other documents, CLK naming uses a convention of CLK[1:0]_[1:0][B:A]_t/c for A and B Channels and two Channels [1:0]. The naming conversions are:
 - DDR0A_CLK0_t = CLK0_0A_t and DDR0A_CLK0_c = CLK0_0A_c
 - DDR0B_CLK1_t = CLK0_0B_t and DDR0B_CLK1_c = CLK0_0B_c
 - DDR1A_CLK0_t = CLK1_0A_t and DDR1A_CLK2_c = CLK1_0A_c
 - DDR1B_CLK1_t = CLK1_0B_t and DDR1B_CLK3_c = CLK1_0B_c

3.3 DDR5 Single-Channel CAMM2 Connector Pin Assignments

[illegible]

3.4 DDR5 Single-Channel Pinout Table

Table 5 — DDR5 Single-Channel CAMM2 Connector Pin Wiring Assignments

SIGNAL NAME	PIN NUMBER	SIGNAL NAME	PIN NUMBER
ALERT0_n	F46		
DDR0A_CA[0]	D29	DDR0B_CA[0]	D18
DDR0A_CA[1]	A28	DDR0B_CA[1]	A19
DDR0A_CA[10]	A24	DDR0B_CA[10]	A23
DDR0A_CA[11]	B25	DDR0B_CA[11]	B22
DDR0A_CA[12]	C24	DDR0B_CA[12]	C23
DDR0A_CA[2]	C28	DDR0B_CA[2]	C19
DDR0A_CA[3]	E28	DDR0B_CA[3]	E19
DDR0A_CA[4]	B27	DDR0B_CA[4]	B20
DDR0A_CA[5]	A26	DDR0B_CA[5]	A21
DDR0A_CA[6]	C26	DDR0B_CA[6]	C21
DDR0A_CA[7]	D27	DDR0B_CA[7]	D20
DDR0A_CA[8]	E26	DDR0B_CA[8]	E21
DDR0A_CA[9]	D25	DDR0B_CA[9]	D22
DDR0A_CB4[0]	B31	DDR0B_CB4[0]	B16
DDR0A_CB4[1]	D31	DDR0B_CB4[1]	D16
DDR0A_CB4[2]	C32	DDR0B_CB4[2]	C15
DDR0A_CB4[3]	E32	DDR0B_CB4[3]	E15
DDR0A_CLK0_c	G25	DDR0B_CLK0_c	G22
DDR0A_CLK0_t	F25	DDR0B_CLK0_t	F22
DDR0A_CLK1_c	G27	DDR0B_CLK1_c	G20
DDR0A_CLK1_t	F27	DDR0B_CLK1_t	F20
DDR0A_CLK2_c	G31	DDR0B_CLK2_c	G16
DDR0A_CLK2_t	F31	DDR0B_CLK2_t	F16
DDR0A_CLK3_c	G29	DDR0B_CLK3_c	G18
DDR0A_CLK3_t	F29	DDR0B_CLK3_t	F18
DDR0A_CS[0]	B29	DDR0B_CS[0]	B18
DDR0A_CS[1]	E30	DDR0B_CS[1]	E17
DDR0A_CS[2]	C30	DDR0B_CS[2]	C17
DDR0A_CS[3]	A30	DDR0B_CS[3]	A17
DDR0A_DMI0_n	A44	DDR0B_DMI0_n	A13
DDR0A_DMI1_n	A42	DDR0B_DMI1_n	A09
DDR0A_DMI2_n	A38	DDR0B_DMI2_n	A05
DDR0A_DMI3_n	A34	DDR0B_DMI3_n	A03
DDR0A_DQ0[0]	E44	DDR0B_DQ0[0]	B14
DDR0A_DQ0[1]	B45	DDR0B_DQ0[1]	D14
DDR0A_DQ0[2]	A46	DDR0B_DQ0[2]	C13
DDR0A_DQ0[3]	C46	DDR0B_DQ0[3]	B12
DDR0A_DQ0[4]	C44	DDR0B_DQ0[4]	E13
DDR0A_DQ0[5]	D43	DDR0B_DQ0[5]	A15
DDR0A_DQ0[6]	D45	DDR0B_DQ0[6]	A11
DDR0A_DQ0[7]	E46	DDR0B_DQ0[7]	D12
DDR0A_DQ1[0]	E40	DDR0B_DQ1[0]	E09

Table 5 — DDR5 Single-Channel CAMM2 Connector Pin Wiring Assignments (cont'd)

SIGNAL NAME	PIN NUMBER	SIGNAL NAME	PIN NUMBER
DDR0A_DQ1[1]	C42	DDR0B_DQ1[1]	C09
DDR0A_DQ1[2]	D41	DDR0B_DQ1[2]	B10
DDR0A_DQ1[3]	C40	DDR0B_DQ1[3]	D10
DDR0A_DQ1[4]	A40	DDR0B_DQ1[4]	D08
DDR0A_DQ1[5]	B41	DDR0B_DQ1[5]	B08
DDR0A_DQ1[6]	B43	DDR0B_DQ1[6]	E11
DDR0A_DQ1[7]	E42	DDR0B_DQ1[7]	C11
DDR0A_DQ2[0]	B37	DDR0B_DQ2[0]	D06
DDR0A_DQ2[1]	D39	DDR0B_DQ2[1]	B06
DDR0A_DQ2[2]	C36	DDR0B_DQ2[2]	C05
DDR0A_DQ2[3]	D37	DDR0B_DQ2[3]	E07
DDR0A_DQ2[4]	E36	DDR0B_DQ2[4]	C07
DDR0A_DQ2[5]	B39	DDR0B_DQ2[5]	B04
DDR0A_DQ2[6]	E38	DDR0B_DQ2[6]	E05
DDR0A_DQ2[7]	C38	DDR0B_DQ2[7]	A07
DDR0A_DQ3[0]	D33	DDR0B_DQ3[0]	D02
DDR0A_DQ3[1]	D35	DDR0B_DQ3[1]	C03
DDR0A_DQ3[2]	A32	DDR0B_DQ3[2]	D04
DDR0A_DQ3[3]	B35	DDR0B_DQ3[3]	E01
DDR0A_DQ3[4]	C34	DDR0B_DQ3[4]	B02
DDR0A_DQ3[5]	B33	DDR0B_DQ3[5]	C01
DDR0A_DQ3[6]	A36	DDR0B_DQ3[6]	E03
DDR0A_DQ3[7]	E34	DDR0B_DQ3[7]	A01
DDR0A_DQS0_c	G43	DDR0B_DQS0_c	G12
DDR0A_DQS0_t	F43	DDR0B_DQS0_t	F12
DDR0A_DQS1_c	G41	DDR0B_DQS1_c	G10
DDR0A_DQS1_t	F41	DDR0B_DQS1_t	F10
DDR0A_DQS2_c	G37	DDR0B_DQS2_c	G06
DDR0A_DQS2_t	F37	DDR0B_DQS2_t	F06
DDR0A_DQS3_c	G35	DDR0B_DQS3_c	G04
DDR0A_DQS3_t	F35	DDR0B_DQS3_t	F04
DDR0A_DQS4_c	G33	DDR0B_DQS4_c	G14
DDR0A_DQS4_t	F33	DDR0B_DQS4_t	F14
		HSA_0	F02
		HSCL_0	G45
		HSDA_0	F45
		PWR_EN_0	G01
		PWR_GOOD_0	F01
		RESET0_n	G46
		UNLOCK_0	G02

Table 5— DDR5 Single-Channel CAMM2 Connector Pin Wiring Assignments (cont'd)

SIGNAL NAME	PIN NUMBER
RFU	F08, F39, G08, G39
VIN_BULK	E23, E24, F23, F24, G23, G24
VSSa	B01, B46, D01, D23, D24, D46, F21, F26, G21, G26
VSSb	A02, A06, A10, A14, A18, A22, A25, A29, A33, A37, A41, A45, B05, B09, B13, B17, B21, B24, B28, B32, B36, B40, B44, C02, C06, C10, C14, C18, C22, C25, C29, C33, C37, C41, C45, D05, D09, D13, D17, D21, D28, D32, D36, D40, D44, E02, E06, E10, E14, E18, E22, E25, E29, E33, E37, E41, E45
VSSc	A04, A08, A12, A16, A20, A27, A31, A35, A39, A43, B03, B07, B11, B15, B19, B23, B26, B30, B34, B38, B42, C04, C08, C12, C16, C20, C27, C31, C35, C39, C43, D03, D07, D11, D15, D19, D26, D30, D34, D38, D42, E04, E08, E12, E16, E20, E27, E31, E35, E39, E43, F03, F05, F07, F09, F11, F13, F15, F17, F19, F28, F30, F32, F34, F36, F38, F40, F42, F44, G03, G05, G07, G09, G11, G13, G15, G17, G19, G28, G30, G32, G34, G36, G38, G40, G42, G44
NOTES: 1. VSSa are ground pins that are populated in this Variation BXXX of the CAMM2 connector. This connector standardization is underway by JEDEC JC-11. 2. VSSb and VSSc are ground pins that are populated in future variations of the CAMM2 Connector. They are intended to improve crosstalk performance of the CAMM2 connector. JEDEC JC-11 defines the ground pin population requirements based on connector performance requirements.	

3.5 DDR5 Dual-Channel CAMM2 Connector Pin Assignments

[illegible]

3.6 DDR5 Dual-Channel Pinout Table

Table 6 — DDR5 Dual-Channel CAMM2 Connector Pin Wiring Assignments

SIGNAL NAME	PIN NUMBER
ALERT0_n	N46
ALERT1_n	F46
DDR0A_CA[0]	L29
DDR0A_CA[1]	H28
DDR0A_CA[10]	H24
DDR0A_CA[11]	J25
DDR0A_CA[12]	K24
DDR0A_CA[2]	K28
DDR0A_CA[3]	M28
DDR0A_CA[4]	J27
DDR0A_CA[5]	H26
DDR0A_CA[6]	K26
DDR0A_CA[7]	L27
DDR0A_CA[8]	M26
DDR0A_CA[9]	L25
DDR0A_CB4[0]	J31
DDR0A_CB4[1]	L31
DDR0A_CB4[2]	K32
DDR0A_CB4[3]	M32
DDR0A_CLK0_c	P25
DDR0A_CLK0_t	N25
DDR0A_CLK1_c	P27
DDR0A_CLK1_t	N27
DDR0A_CLK2_c	P31
DDR0A_CLK2_t	N31
DDR0A_CLK3_c	P29
DDR0A_CLK3_t	N29
DDR0A_CS[0]	J29
DDR0A_CS[1]	M30
DDR0A_CS[2]	K30
DDR0A_CS[3]	H30
DDR0A_DMI0_n	H44
DDR0A_DMI1_n	H42
DDR0A_DMI2_n	H38
DDR0A_DMI3_n	H34
DDR0A_DQ0[0]	M44
DDR0A_DQ0[1]	J45

SIGNAL NAME	PIN NUMBER
DDR1A_CA[0]	D29
DDR1A_CA[1]	A28
DDR1A_CA[10]	A24
DDR1A_CA[11]	B25
DDR1A_CA[12]	C24
DDR1A_CA[2]	C28
DDR1A_CA[3]	E28
DDR1A_CA[4]	B27
DDR1A_CA[5]	A26
DDR1A_CA[6]	C26
DDR1A_CA[7]	D27
DDR1A_CA[8]	E26
DDR1A_CA[9]	D25
DDR1A_CB4[0]	B31
DDR1A_CB4[1]	D31
DDR1A_CB4[2]	C32
DDR1A_CB4[3]	E32
DDR1A_CLK0_c	G25
DDR1A_CLK0_t	F25
DDR1A_CLK1_c	G27
DDR1A_CLK1_t	F27
DDR1A_CLK2_c	G31
DDR1A_CLK2_t	F31
DDR1A_CLK3_c	G29
DDR1A_CLK3_t	F29
DDR1A_CS[0]	B29
DDR1A_CS[1]	E30
DDR1A_CS[2]	C30
DDR1A_CS[3]	A30
DDR1A_DMI0_n	A44
DDR1A_DMI1_n	A42
DDR1A_DMI2_n	A38
DDR1A_DMI3_n	A34
DDR1A_DQ0[0]	E44
DDR1A_DQ0[1]	B45
DDR1A_DQ0[2]	A46
DDR1A_DQ0[3]	C46

Table 6 — DDR5 Dual-Channel CAMM2 Connector Pin Wiring Assignments (cont'd)

SIGNAL NAME	PIN NUMBER	SIGNAL NAME	PIN NUMBER
DDR0A_DQ0[2]	H46	DDR1A_DQ0[4]	C44
DDR0A_DQ0[3]	K46	DDR1A_DQ0[5]	D43
DDR0A_DQ0[4]	K44	DDR1A_DQ0[6]	D45
DDR0A_DQ0[5]	L43	DDR1A_DQ0[7]	E46
DDR0A_DQ0[6]	L45	DDR1A_DQ1[0]	E40
DDR0A_DQ0[7]	M46	DDR1A_DQ1[1]	C42
DDR0A_DQ1[0]	M40	DDR1A_DQ1[2]	D41
DDR0A_DQ1[1]	K42	DDR1A_DQ1[3]	C40
DDR0A_DQ1[2]	L41	DDR1A_DQ1[4]	A40
DDR0A_DQ1[3]	K40	DDR1A_DQ1[5]	B41
DDR0A_DQ1[4]	H40	DDR1A_DQ1[6]	B43
DDR0A_DQ1[5]	J41	DDR1A_DQ1[7]	E42
DDR0A_DQ1[6]	J43	DDR1A_DQ2[0]	B37
DDR0A_DQ1[7]	M42	DDR1A_DQ2[1]	D39
DDR0A_DQ2[0]	J37	DDR1A_DQ2[2]	C36
DDR0A_DQ2[1]	L39	DDR1A_DQ2[3]	D37
DDR0A_DQ2[2]	K36	DDR1A_DQ2[4]	E36
DDR0A_DQ2[3]	L37	DDR1A_DQ2[5]	B39
DDR0A_DQ2[4]	M36	DDR1A_DQ2[6]	E38
DDR0A_DQ2[5]	J39	DDR1A_DQ2[7]	C38
DDR0A_DQ2[6]	M38	DDR1A_DQ3[0]	D33
DDR0A_DQ2[7]	K38	DDR1A_DQ3[1]	D35
DDR0A_DQ3[0]	L33	DDR1A_DQ3[2]	A32
DDR0A_DQ3[1]	L35	DDR1A_DQ3[3]	B35
DDR0A_DQ3[2]	H32	DDR1A_DQ3[4]	C34
DDR0A_DQ3[3]	J35	DDR1A_DQ3[5]	B33
DDR0A_DQ3[4]	K34	DDR1A_DQ3[6]	A36
DDR0A_DQ3[5]	J33	DDR1A_DQ3[7]	E34
DDR0A_DQ3[6]	H36	DDR1A_DQS0_c	G43
DDR0A_DQ3[7]	M34	DDR1A_DQS0_t	F43
DDR0A_DQS0_c	P43	DDR1A_DQS1_c	G41
DDR0A_DQS0_t	N43	DDR1A_DQS1_t	F41
DDR0A_DQS1_c	P41	DDR1A_DQS2_c	G37
DDR0A_DQS1_t	N41	DDR1A_DQS2_t	F37
DDR0A_DQS2_c	P37	DDR1A_DQS3_c	G35
DDR0A_DQS2_t	N37	DDR1A_DQS3_t	F35
DDR0A_DQS3_c	P35	DDR1A_DQS4_c	G33

Table 6 — DDR5 Dual-Channel CMM2 Connector Pin Wiring Assignments (cont'd)

SIGNAL NAME	PIN NUMBER
DDR0A_DQS3_t	N35
DDR0A_DQS4_c	P33
DDR0A_DQS4_t	N33
DDR0B_CA[0]	L18
DDR0B_CA[1]	H19
DDR0B_CA[10]	H23
DDR0B_CA[11]	J22
DDR0B_CA[12]	K23
DDR0B_CA[2]	K19
DDR0B_CA[3]	M19
DDR0B_CA[4]	J20
DDR0B_CA[5]	H21
DDR0B_CA[6]	K21
DDR0B_CA[7]	L20
DDR0B_CA[8]	M21
DDR0B_CA[9]	L22
DDR0B_CB4[0]	J16
DDR0B_CB4[1]	L16
DDR0B_CB4[2]	K15
DDR0B_CB4[3]	M15
DDR0B_CLK0_c	P22
DDR0B_CLK0_t	N22
DDR0B_CLK1_c	P20
DDR0B_CLK1_t	N20
DDR0B_CLK2_c	P16
DDR0B_CLK2_t	N16
DDR0B_CLK3_c	P18
DDR0B_CLK3_t	N18
DDR0B_CS[0]	J18
DDR0B_CS[1]	M17
DDR0B_CS[2]	K17
DDR0B_CS[3]	H17
DDR0B_DMI0_n	H13
DDR0B_DMI1_n	H09
DDR0B_DMI2_n	H05
DDR0B_DMI3_n	H03
DDR0B_DQ0[0]	J14
DDR0B_DQ0[1]	L14
DDR0B_DQ0[2]	K13
DDR0B_DQ0[3]	J12
DDR0B_DQ0[4]	M13

SIGNAL NAME	PIN NUMBER
DDR1A_DQS4_t	F33
DDR1B_CA[0]	D18
DDR1B_CA[1]	A19
DDR1B_CA[10]	A23
DDR1B_CA[11]	B22
DDR1B_CA[12]	C23
DDR1B_CA[2]	C19
DDR1B_CA[3]	E19
DDR1B_CA[4]	B20
DDR1B_CA[5]	A21
DDR1B_CA[6]	C21
DDR1B_CA[7]	D20
DDR1B_CA[8]	E21
DDR1B_CA[9]	D22
DDR1B_CB4[0]	B16
DDR1B_CB4[1]	D16
DDR1B_CB4[2]	C15
DDR1B_CB4[3]	E15
DDR1B_CLK0_c	G22
DDR1B_CLK0_t	F22
DDR1B_CLK1_c	G20
DDR1B_CLK1_t	F20
DDR1B_CLK2_c	G16
DDR1B_CLK2_t	F16
DDR1B_CLK3_c	G18
DDR1B_CLK3_t	F18
DDR1B_CS[0]	B18
DDR1B_CS[1]	E17
DDR1B_CS[2]	C17
DDR1B_CS[3]	A17
DDR1B_DMI0_n	A13
DDR1B_DMI1_n	A09
DDR1B_DMI2_n	A05
DDR1B_DMI3_n	A03
DDR1B_DQ0[0]	B14
DDR1B_DQ0[1]	D14
DDR1B_DQ0[2]	C13
DDR1B_DQ0[3]	B12
DDR1B_DQ0[4]	E13
DDR1B_DQ0[5]	A15
DDR1B_DQ0[6]	A11

Table 6 — DDR5 Dual-Channel CAMM2 Connector Pin Wiring Assignments (cont'd)

SIGNAL NAME	PIN NUMBER
DDR0B_DQ0[5]	H15
DDR0B_DQ0[6]	H11
DDR0B_DQ0[7]	L12
DDR0B_DQ1[0]	M09
DDR0B_DQ1[1]	K09
DDR0B_DQ1[2]	J10
DDR0B_DQ1[3]	L10
DDR0B_DQ1[4]	L08
DDR0B_DQ1[5]	J08
DDR0B_DQ1[6]	M11
DDR0B_DQ1[7]	K11
DDR0B_DQ2[0]	L06
DDR0B_DQ2[1]	J06
DDR0B_DQ2[2]	K05
DDR0B_DQ2[3]	M07
DDR0B_DQ2[4]	K07
DDR0B_DQ2[5]	J04
DDR0B_DQ2[6]	M05
DDR0B_DQ2[7]	H07
DDR0B_DQ3[0]	L02
DDR0B_DQ3[1]	K03
DDR0B_DQ3[2]	L04
DDR0B_DQ3[3]	M01
DDR0B_DQ3[4]	J02
DDR0B_DQ3[5]	K01
DDR0B_DQ3[6]	M03
DDR0B_DQ3[7]	H01
DDR0B_DQS0_c	P12
DDR0B_DQS0_t	N12
DDR0B_DQS1_c	P10
DDR0B_DQS1_t	N10
DDR0B_DQS2_c	P06
DDR0B_DQS2_t	N06
DDR0B_DQS3_c	P04
DDR0B_DQS3_t	N04
DDR0B_DQS4_c	P14
DDR0B_DQS4_t	N14

SIGNAL NAME	PIN NUMBER
DDR1B_DQ0[7]	D12
DDR1B_DQ1[0]	E09
DDR1B_DQ1[1]	C09
DDR1B_DQ1[2]	B10
DDR1B_DQ1[3]	D10
DDR1B_DQ1[4]	D08
DDR1B_DQ1[5]	B08
DDR1B_DQ1[6]	E11
DDR1B_DQ1[7]	C11
DDR1B_DQ2[0]	D06
DDR1B_DQ2[1]	B06
DDR1B_DQ2[2]	C05
DDR1B_DQ2[3]	E07
DDR1B_DQ2[4]	C07
DDR1B_DQ2[5]	B04
DDR1B_DQ2[6]	E05
DDR1B_DQ2[7]	A07
DDR1B_DQ3[0]	D02
DDR1B_DQ3[1]	C03
DDR1B_DQ3[2]	D04
DDR1B_DQ3[3]	E01
DDR1B_DQ3[4]	B02
DDR1B_DQ3[5]	C01
DDR1B_DQ3[6]	E03
DDR1B_DQ3[7]	A01
DDR1B_DQS0_c	G12
DDR1B_DQS0_t	F12
DDR1B_DQS1_c	G10
DDR1B_DQS1_t	F10
DDR1B_DQS2_c	G06
DDR1B_DQS2_t	F06
DDR1B_DQS3_c	G04
DDR1B_DQS3_t	F04
DDR1B_DQS4_c	G14
DDR1B_DQS4_t	F14
HSA_0	N02
HSA_1	F02
HSCL_0	P45
HSCL_1	G45
HSDA_0	N45
HSDA_1	F45
PWR_EN_0	P01

Table 6 — DDR5 Dual-Channel CAMM2 Connector Pin Wiring Assignments (cont'd)

SIGNAL NAME	PIN NUMBER
PWR_EN_1	G01
PWR_GOOD_0	N01
PWR_GOOD_1	F01
RESET0_n	P46
RESET1_n	G46
UNLOCK_0	P02
UNLOCK_1	G02

SIGNAL NAME	PIN NUMBER
RFU	F08, F39, G08, G39, N08, N39, P08, P39
VIN_BULK	E23, E24, F23, F24, G23, G24, M23, M24, N23, N24, P23, P24
VSSa	B01, B46, D01, D23, D24, D46, F21, F26, G21, G26, J01, J46, L01, L23, L24, L46, N21, N26, P21, P26
VSSb	A02, A06, A10, A14, A18, A22, A25, A29, A33, A37, A41, A45, B05, B09, B13, B17, B21, B24, B28, B32, B36, B40, B44, C02, C06, C10, C14, C18, C22, C25, C29, C33, C37, C41, C45, D05, D09, D13, D17, D21, D28, D32, D36, D40, D44, E02, E06, E10, E14, E18, E22, E25, E29, E33, E37, E41, E45, H02, H06, H10, H14, H18, H22, H25, H29, H33, H37, H41, H45, J05, J09, J13, J17, J21, J24, J28, J32, J36, J40, J44, K02, K06, K10, K14, K18, K22, K25, K29, K33, K37, K41, K45, L05, L09, L13, L17, L21, L28, L32, L36, L40, L44, M02, M06, M10, M14, M18, M22, M25, M29, M33, M37, M41, M45
VSSc	A04, A08, A12, A16, A20, A27, A31, A35, A39, A43, B03, B07, B11, B15, B19, B23, B26, B30, B34, B38, B42, C04, C08, C12, C16, C20, C27, C31, C35, C39, C43, D03, D07, D11, D15, D19, D26, D30, D34, D38, D42, E04, E08, E12, E16, E20, E27, E31, E35, E39, E43, F03, F05, F07, F09, F11, F13, F15, F17, F19, F28, F30, F32, F34, F36, F38, F40, F42, F44, G03, G05, G07, G09, G11, G13, G15, G17, G19, G28, G30, G32, G34, G36, G38, G40, G42, G44, H04, H08, H12, H16, H20, H27, H31, H35, H39, H43, J03, J07, J11, J15, J19, J23, J26, J30, J34, J38, J42, K04, K08, K12, K16, K20, K27, K31, K35, K39, K43, L03, L07, L11, L15, L19, L26, L30, L34, L38, L42, M04, M08, M12, M16, M20, M27, M31, M35, M39, M43, N03, N05, N07, N09, N11, N13, N15, N17, N19, N28, N30, N32, N34, N36, N38, N40, N42, N44, P03, P05, P07, P09, P11, P13, P15, P17, P19, P28, P30, P32, P34, P36, P38, P40, P42, P44
NOTES:	
1.	VSSa are ground pins that are populated in the Variations AXXX and BXXX of the CAMM2 connector. This connector standardization is underway by JEDEC JC-11.
2.	VSSb and VSSc are ground pins that are populated in the Variation CXXX of the CAMM2 Connector. They are intended to improve crosstalk performance of the CAMM2 connector. JEDEC JC-11 defines the ground pin population requirements based on connector performance requirements.

3.7 LPDDR5/5X Signal Descriptions

Table 7 — LPDDR5/5X Signal Descriptions

Signal	Type	I/O Level	Function
CLK_t CLK_c	Input	VDD	Clock: CLK_t and CLK_c are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CLK_t and negative edge of CLK_c.
CA[6:0]	Input	VDD	Command/Address Inputs: CA signals provide the command and address inputs according to the Command Truth Table. Note: Since some commands are multi cycle, the pins may not be interchanged between devices on the same bus.
CS[3:0]_n	Input	VDD	Chip Select: All commands are masked when CS_n is registered HIGH. CS_n provides for external Rank selection on systems with multiple Ranks.
DVFSQ_n	Input	1.8v	Optional support for Dynamic Voltage and Frequency Scaling of VDDQ as defined in JESD209-5B. Analog signal sets VDDQ voltage for power savings, controlled by SOC, and routed to PMIC input pin. Support strongly recommended when PMIC support is available. Pull up to 1.8 V with 10K ohm resistor on motherboard is required.
DQ0[7:0] DQ1[7:0]	Input/ Output	VDDQ	Data Input/Output: Bi-directional data bus.
DQS[1:0]_t DQS[1:0]_c	Input/ Output	VDDQ	Data Strobe: output with read data, input with write data. Edge-aligned with read data, centered in write data. DDR5 SDRAM supports differential data strobe only and does not support single-ended. (DQS[4] is for ECC)
DMI[1:0]	Input	VDDQ	Data Mask Inversion: DMI achieves multiple function such as Data Mask (DM), Data Bus Inversion (DBI), and Parity at read with ECC operation by setting the Mode Register and DMI is a bi-directional signal and each byte of data has a DMI signal.
WCK[1:0]_t WCK[1:0]_c	Input	VDDQ	Data Clocks: Differential clocks used for WRITE data capture and READ data output.
NOTES: - Subchannel groups are represented with signal prefixes LPDDR0A_, LPDDR0B_, LPDDR0C_, LPDDR0D_, LPDDR1A_, LPDDR1B_, LPDDR1C, and LPDDR1D_. All of the above signals are duplicated for each subchannel. - DMI for LPDDR is high true while DMI_n for DDR is low true.			

3.8 LPDDR5/5X CAMM2 Connector Pin Assignments

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	MONTHLY	DATE
A	PRG-00	PRG-01	PRG-02	PRG-03	PRG-04	PRG-05	PRG-06	PRG-07	PRG-08	PRG-09	PRG-10	PRG-11	PRG-12	PRG-13	PRG-14	PRG-15	PRG-16	PRG-17	PRG-18	PRG-19	PRG-20	PRG-21	PRG-22	PRG-23	PRG-24
B	PRG-25	PRG-26	PRG-27	PRG-28	PRG-29	PRG-30	PRG-31	PRG-32	PRG-33	PRG-34	PRG-35	PRG-36	PRG-37	PRG-38	PRG-39	PRG-40	PRG-41	PRG-42	PRG-43	PRG-44	PRG-45	PRG-46	PRG-47	PRG-48	PRG-49
C	PRG-50	PRG-51	PRG-52	PRG-53	PRG-54	PRG-55	PRG-56	PRG-57	PRG-58	PRG-59	PRG-60	PRG-61	PRG-62	PRG-63	PRG-64	PRG-65	PRG-66	PRG-67	PRG-68	PRG-69	PRG-70	PRG-71	PRG-72	PRG-73	PRG-74
D	PRG-75	PRG-76	PRG-77	PRG-78	PRG-79	PRG-80	PRG-81	PRG-82	PRG-83	PRG-84	PRG-85	PRG-86	PRG-87	PRG-88	PRG-89	PRG-90	PRG-91	PRG-92	PRG-93	PRG-94	PRG-95	PRG-96	PRG-97	PRG-98	PRG-99
E	PRG-100	PRG-101	PRG-102	PRG-103	PRG-104	PRG-105	PRG-106	PRG-107	PRG-108	PRG-109	PRG-110	PRG-111	PRG-112	PRG-113	PRG-114	PRG-115	PRG-116	PRG-117	PRG-118	PRG-119	PRG-120	PRG-121	PRG-122	PRG-123	PRG-124
F	PRG-125	PRG-126	PRG-127	PRG-128	PRG-129	PRG-130	PRG-131	PRG-132	PRG-133	PRG-134	PRG-135	PRG-136	PRG-137	PRG-138	PRG-139	PRG-140	PRG-141	PRG-142	PRG-143	PRG-144	PRG-145	PRG-146	PRG-147	PRG-148	PRG-149
G	PRG-150	PRG-151	PRG-152	PRG-153	PRG-154	PRG-155	PRG-156	PRG-157	PRG-158	PRG-159	PRG-160	PRG-161	PRG-162	PRG-163	PRG-164	PRG-165	PRG-166	PRG-167	PRG-168	PRG-169	PRG-170	PRG-171	PRG-172	PRG-173	PRG-174
H	PRG-175	PRG-176	PRG-177	PRG-178	PRG-179	PRG-180	PRG-181	PRG-182	PRG-183	PRG-184	PRG-185	PRG-186	PRG-187	PRG-188	PRG-189	PRG-190	PRG-191	PRG-192	PRG-193	PRG-194	PRG-195	PRG-196	PRG-197	PRG-198	PRG-199
I	PRG-200	PRG-201	PRG-202	PRG-203	PRG-204	PRG-205	PRG-206	PRG-207	PRG-208	PRG-209	PRG-210	PRG-211	PRG-212	PRG-213	PRG-214	PRG-215	PRG-216	PRG-217	PRG-218	PRG-219	PRG-220	PRG-221	PRG-222	PRG-223	PRG-224
J	PRG-225	PRG-226	PRG-227	PRG-228	PRG-229	PRG-230	PRG-231	PRG-232	PRG-233	PRG-234	PRG-235	PRG-236	PRG-237	PRG-238	PRG-239	PRG-240	PRG-241	PRG-242	PRG-243	PRG-244	PRG-245	PRG-246	PRG-247	PRG-248	PRG-249
K	PRG-250	PRG-251	PRG-252	PRG-253	PRG-254	PRG-255	PRG-256	PRG-257	PRG-258	PRG-259	PRG-260	PRG-261	PRG-262	PRG-263	PRG-264	PRG-265	PRG-266	PRG-267	PRG-268	PRG-269	PRG-270	PRG-271	PRG-272	PRG-273	PRG-274
L	PRG-275	PRG-276	PRG-277	PRG-278	PRG-279	PRG-280	PRG-281	PRG-282	PRG-283	PRG-284	PRG-285	PRG-286	PRG-287	PRG-288	PRG-289	PRG-290	PRG-291	PRG-292	PRG-293	PRG-294	PRG-295	PRG-296	PRG-297	PRG-298	PRG-299
M	PRG-300	PRG-301	PRG-302	PRG-303	PRG-304	PRG-305	PRG-306	PRG-307	PRG-308	PRG-309	PRG-310	PRG-311	PRG-312	PRG-313	PRG-314	PRG-315	PRG-316	PRG-317	PRG-318	PRG-319	PRG-320	PRG-321	PRG-322	PRG-323	PRG-324
N	PRG-325	PRG-326	PRG-327	PRG-328	PRG-329	PRG-330	PRG-331	PRG-332	PRG-333	PRG-334	PRG-335	PRG-336	PRG-337	PRG-338	PRG-339	PRG-340	PRG-341	PRG-342	PRG-343	PRG-344	PRG-345	PRG-346	PRG-347	PRG-348	PRG-349

3.9 LPDDR5/5X Pinout Table

Table 8 — LPDDR5/5X CAMM2 xxx Pin Connector Pin Wiring Assignment

SIGNAL NAME	PIN NUMBER	SIGNAL NAME	PIN NUMBER
DVFSQ_n	A19		
HSA	P46	LPDDR1A_CA[0]	L35
HSCL	H46	LPDDR1A_CA[1]	K34
HSDA	A46	LPDDR1A_CA[2]	J33
LPDDR0A_CA[0]	L12	LPDDR1A_CA[3]	H32
LPDDR0A_CA[1]	K11	LPDDR1A_CA[4]	L33
LPDDR0A_CA[2]	J10	LPDDR1A_CA[5]	K32
LPDDR0A_CA[3]	H09	LPDDR1A_CA[6]	M32
LPDDR0A_CA[4]	L10	LPDDR1A_CLK_c	P33
LPDDR0A_CA[5]	K09	LPDDR1A_CLK_t	N33
LPDDR0A_CA[6]	M09	LPDDR1A_CS[0]	H34
LPDDR0A_CLK_c	P10	LPDDR1A_CS[1]	M34
LPDDR0A_CLK_t	N10	LPDDR1A_CS[2]	H28
LPDDR0A_CS[0]	H11	LPDDR1A_CS[3]	H24
LPDDR0A_CS[1]	M11	LPDDR1A_DMI0	M30
LPDDR0A_CS[2]	H05	LPDDR1A_DMI1	M26
LPDDR0A_CS[3]	N12	LPDDR1A_DQ0[0]	J31
LPDDR0A_DMI0	M07	LPDDR1A_DQ0[1]	L31
LPDDR0A_DMI1	M03	LPDDR1A_DQ0[2]	H30
LPDDR0A_DQ0[0]	J08	LPDDR1A_DQ0[3]	K30
LPDDR0A_DQ0[1]	L08	LPDDR1A_DQ0[4]	M28
LPDDR0A_DQ0[2]	H07	LPDDR1A_DQ0[5]	L29
LPDDR0A_DQ0[3]	K07	LPDDR1A_DQ0[6]	K28
LPDDR0A_DQ0[4]	L06	LPDDR1A_DQ0[7]	J29
LPDDR0A_DQ0[5]	M05	LPDDR1A_DQ1[0]	M24
LPDDR0A_DQ0[6]	K05	LPDDR1A_DQ1[1]	L25
LPDDR0A_DQ0[7]	J06	LPDDR1A_DQ1[2]	K24
LPDDR0A_DQ1[0]	K01	LPDDR1A_DQ1[3]	J25
LPDDR0A_DQ1[1]	M01	LPDDR1A_DQ1[4]	K26
LPDDR0A_DQ1[2]	J02	LPDDR1A_DQ1[5]	L27
LPDDR0A_DQ1[3]	L02	LPDDR1A_DQ1[6]	J27
LPDDR0A_DQ1[4]	K03	LPDDR1A_DQ1[7]	H26
LPDDR0A_DQ1[5]	L04	LPDDR1A_DQS0_c	P31
LPDDR0A_DQ1[6]	J04	LPDDR1A_DQS0_t	N31
LPDDR0A_DQ1[7]	H03	LPDDR1A_DQS1_c	P25
LPDDR0A_DQS0_c	P08	LPDDR1A_DQS1_t	N25
LPDDR0A_DQS0_t	N08	LPDDR1A_WCK0_c	P29
LPDDR0A_DQS1_c	P02	LPDDR1A_WCK0_t	N29

Table 8 — LPDDR5/5X CAMM2 xxx Pin Connector Pin Wiring Assignment (cont'd)

SIGNAL NAME	PIN NUMBER	SIGNAL NAME	PIN NUMBER
LPDDR0A_DQS1_t	N02	LPDDR1A_WCK1_c	P27
LPDDR0A_WCK0_c	P06	LPDDR1A_WCK1_t	N27
LPDDR0A_WCK0_t	N06	LPDDR1B_CA[0]	C32
LPDDR0A_WCK1_c	P04	LPDDR1B_CA[1]	E32
LPDDR0A_WCK1_t	N04	LPDDR1B_CA[2]	D33
LPDDR0B_CA[0]	C09	LPDDR1B_CA[3]	A34
LPDDR0B_CA[1]	E09	LPDDR1B_CA[4]	E34
LPDDR0B_CA[2]	D10	LPDDR1B_CA[5]	C34
LPDDR0B_CA[3]	A11	LPDDR1B_CA[6]	B35
LPDDR0B_CA[4]	E11	LPDDR1B_CLK_c	G33
LPDDR0B_CA[5]	C11	LPDDR1B_CLK_t	F33
LPDDR0B_CA[6]	D12	LPDDR1B_CS[0]	A32
LPDDR0B_CLK_c	G10	LPDDR1B_CS[1]	B33
LPDDR0B_CLK_t	F10	LPDDR1B_CS[2]	G35
LPDDR0B_CS[0]	A09	LPDDR1B_CS[3]	A24
LPDDR0B_CS[1]	B10	LPDDR1B_DMI0	A26
LPDDR0B_CS[2]	F12	LPDDR1B_DMI1	A30
LPDDR0B_CS[3]	A05	LPDDR1B_DQ0[0]	C24
LPDDR0B_DMI0	A03	LPDDR1B_DQ0[1]	B25
LPDDR0B_DMI1	A07	LPDDR1B_DQ0[2]	E24
LPDDR0B_DQ0[0]	C01	LPDDR1B_DQ0[3]	D25
LPDDR0B_DQ0[1]	B02	LPDDR1B_DQ0[4]	B27
LPDDR0B_DQ0[2]	E01	LPDDR1B_DQ0[5]	C26
LPDDR0B_DQ0[3]	D02	LPDDR1B_DQ0[6]	D27
LPDDR0B_DQ0[4]	C03	LPDDR1B_DQ0[7]	E26
LPDDR0B_DQ0[5]	B04	LPDDR1B_DQ1[0]	C30
LPDDR0B_DQ0[6]	D04	LPDDR1B_DQ1[1]	B31
LPDDR0B_DQ0[7]	E03	LPDDR1B_DQ1[2]	E30
LPDDR0B_DQ1[0]	D08	LPDDR1B_DQ1[3]	D31
LPDDR0B_DQ1[1]	B08	LPDDR1B_DQ1[4]	B29
LPDDR0B_DQ1[2]	E07	LPDDR1B_DQ1[5]	C28
LPDDR0B_DQ1[3]	C07	LPDDR1B_DQ1[6]	D29
LPDDR0B_DQ1[4]	B06	LPDDR1B_DQ1[7]	E28
LPDDR0B_DQ1[5]	C05	LPDDR1B_DQS0_c	G25
LPDDR0B_DQ1[6]	D06	LPDDR1B_DQS0_t	F25
LPDDR0B_DQ1[7]	E05	LPDDR1B_DQS1_c	G31
LPDDR0B_DQS0_c	G02	LPDDR1B_DQS1_t	F31
LPDDR0B_DQS0_t	F02	LPDDR1B_WCK0_c	G27
LPDDR0B_DQS1_c	G08	LPDDR1B_WCK0_t	F27
LPDDR0B_DQS1_t	F08	LPDDR1B_WCK1_c	G29
LPDDR0B_WCK0_c	G04	LPDDR1B_WCK1_t	F29
LPDDR0B_WCK0_t	F04	LPDDR1C_CA[0]	M38

Table 8 — LPDDR5/5X CAMM2 xxx Pin Connector Pin Wiring Assignment (cont'd)

SIGNAL NAME	PIN NUMBER	SIGNAL NAME	PIN NUMBER
LPDDR0B_WCK1_c	G06	LPDDR1C_CA[1]	K38
LPDDR0B_WCK1_t	F06	LPDDR1C_CA[2]	L37
LPDDR0C_CA[0]	M15	LPDDR1C_CA[3]	H36
LPDDR0C_CA[1]	K15	LPDDR1C_CA[4]	K36
LPDDR0C_CA[2]	L14	LPDDR1C_CA[5]	M36
LPDDR0C_CA[3]	H13	LPDDR1C_CA[6]	J35
LPDDR0C_CA[4]	K13	LPDDR1C_CLK_c	P37
LPDDR0C_CA[5]	M13	LPDDR1C_CLK_t	N37
LPDDR0C_CA[6]	J12	LPDDR1C_CS[0]	J37
LPDDR0C_CLK_c	P14	LPDDR1C_CS[1]	H38
LPDDR0C_CLK_t	N14	LPDDR1C_CS[2]	N35
LPDDR0C_CS[0]	J14	LPDDR1C_CS[3]	H42
LPDDR0C_CS[1]	H15	LPDDR1C_DMI0	M44
LPDDR0C_CS[2]	H19	LPDDR1C_DMI1	M40
LPDDR0C_CS[3]	H23	LPDDR1C_DQ0[0]	K46
LPDDR0C_DMI0	M21	LPDDR1C_DQ0[1]	M46
LPDDR0C_DMI1	M17	LPDDR1C_DQ0[2]	J45
LPDDR0C_DQ0[0]	K23	LPDDR1C_DQ0[3]	L45
LPDDR0C_DQ0[1]	M23	LPDDR1C_DQ0[4]	K44
LPDDR0C_DQ0[2]	J22	LPDDR1C_DQ0[5]	L43
LPDDR0C_DQ0[3]	L22	LPDDR1C_DQ0[6]	J43
LPDDR0C_DQ0[4]	K21	LPDDR1C_DQ0[7]	H44
LPDDR0C_DQ0[5]	L20	LPDDR1C_DQ1[0]	J39
LPDDR0C_DQ0[6]	J20	LPDDR1C_DQ1[1]	L39
LPDDR0C_DQ0[7]	H21	LPDDR1C_DQ1[2]	H40
LPDDR0C_DQ1[0]	J16	LPDDR1C_DQ1[3]	K40
LPDDR0C_DQ1[1]	L16	LPDDR1C_DQ1[4]	M42
LPDDR0C_DQ1[2]	H17	LPDDR1C_DQ1[5]	L41
LPDDR0C_DQ1[3]	K17	LPDDR1C_DQ1[6]	K42
LPDDR0C_DQ1[4]	M19	LPDDR1C_DQ1[7]	J41
LPDDR0C_DQ1[5]	L18	LPDDR1C_DQS0_c	P45
LPDDR0C_DQ1[6]	K19	LPDDR1C_DQS0_t	N45
LPDDR0C_DQ1[7]	J18	LPDDR1C_DQS1_c	P39
LPDDR0C_DQS0_c	P22	LPDDR1C_DQS1_t	N39
LPDDR0C_DQS0_t	N22	LPDDR1C_WCK0_c	P43
LPDDR0C_DQS1_c	P16	LPDDR1C_WCK0_t	N43
LPDDR0C_DQS1_t	N16	LPDDR1C_WCK1_c	P41
LPDDR0C_WCK0_c	P20	LPDDR1C_WCK1_t	N41
LPDDR0C_WCK0_t	N20	LPDDR1D_CA[0]	D35
LPDDR0C_WCK1_c	P18	LPDDR1D_CA[1]	C36
LPDDR0C_WCK1_t	N18	LPDDR1D_CA[2]	D37
LPDDR0D_CA[0]	B12	LPDDR1D_CA[3]	C38

Table 8 — LPDDR5/5X CAMM2 xxx Pin Connector Pin Wiring Assignment (cont'd)

SIGNAL NAME	PIN NUMBER	SIGNAL NAME	PIN NUMBER
LPDDR0D_CA[1]	C13	LPDDR1D_CA[4]	B37
LPDDR0D_CA[2]	D14	LPDDR1D_CA[5]	E38
LPDDR0D_CA[3]	C15	LPDDR1D_CA[6]	A38
LPDDR0D_CA[4]	B14	LPDDR1D_CLK_c	G37
LPDDR0D_CA[5]	E15	LPDDR1D_CLK_t	F37
LPDDR0D_CA[6]	A15	LPDDR1D_CS[0]	E36
LPDDR0D_CLK_c	G14	LPDDR1D_CS[1]	A36
LPDDR0D_CLK_t	F14	LPDDR1D_CS[2]	A42
LPDDR0D_CS[0]	E13	LPDDR1D_CS[3]	F35
LPDDR0D_CS[1]	A13	LPDDR1D_DMI0	A40
LPDDR0D_CS[2]	A23	LPDDR1D_DMI1	A44
LPDDR0D_CS[3]	G12	LPDDR1D_DQ0[0]	D39
LPDDR0D_DMI0	A17	LPDDR1D_DQ0[1]	B39
LPDDR0D_DMI1	A21	LPDDR1D_DQ0[2]	E40
LPDDR0D_DQ0[0]	D16	LPDDR1D_DQ0[3]	C40
LPDDR0D_DQ0[1]	B16	LPDDR1D_DQ0[4]	B41
LPDDR0D_DQ0[2]	E17	LPDDR1D_DQ0[5]	C42
LPDDR0D_DQ0[3]	C17	LPDDR1D_DQ0[6]	D41
LPDDR0D_DQ0[4]	B18	LPDDR1D_DQ0[7]	E42
LPDDR0D_DQ0[5]	C19	LPDDR1D_DQ1[0]	C46
LPDDR0D_DQ0[6]	D18	LPDDR1D_DQ1[1]	B45
LPDDR0D_DQ0[7]	E19	LPDDR1D_DQ1[2]	E46
LPDDR0D_DQ1[0]	C23	LPDDR1D_DQ1[3]	D45
LPDDR0D_DQ1[1]	B22	LPDDR1D_DQ1[4]	B43
LPDDR0D_DQ1[2]	E23	LPDDR1D_DQ1[5]	C44
LPDDR0D_DQ1[3]	D22	LPDDR1D_DQ1[6]	D43
LPDDR0D_DQ1[4]	B20	LPDDR1D_DQ1[7]	E44
LPDDR0D_DQ1[5]	C21	LPDDR1D_DQS0_c	G39
LPDDR0D_DQ1[6]	D20	LPDDR1D_DQS0_t	F39
LPDDR0D_DQ1[7]	E21	LPDDR1D_DQS1_c	G45
LPDDR0D_DQS0_c	G16	LPDDR1D_DQS1_t	F45
LPDDR0D_DQS0_t	F16	LPDDR1D_WCK0_c	G41
LPDDR0D_DQS1_c	G22	LPDDR1D_WCK0_t	F41
LPDDR0D_DQS1_t	F22	LPDDR1D_WCK1_c	G43
LPDDR0D_WCK0_c	G18	LPDDR1D_WCK1_t	F43
LPDDR0D_WCK0_t	F18	PWR_EN	P01
LPDDR0D_WCK1_c	G20	PWR_GOOD	H01
LPDDR0D_WCK1_t	F20	RESET_n	A01
		UNLOCK	A28

Table 8 — LPDDR5/5X CAMM2 xxx Pin Connector Pin Wiring Assignment (cont'd)

SIGNAL NAME	PIN NUMBER
RFU	P12, P35
VIN_BULK	F23, F24, G23, G24, N23, N24, P23, P24
VSSa	B01, B46, D01, D23, D24, D46, F01, F21, F26, F46, G01, G21, G26, G46, J01, J46, L01, L23, L24, L46, N01, N21, N26, N46, P21, P26
VSSb	A02, A06, A10, A14, A18, A22, A25, A29, A33, A37, A41, A45, B05, B09, B13, B17, B21, B24, B28, B32, B36, B40, B44, C02, C06, C10, C14, C18, C22, C25, C29, C33, C37, C41, C45, D05, D09, D13, D17, D21, D28, D32, D36, D40, D44, E02, E06, E10, E14, E18, E22, E25, E29, E33, E37, E41, E45, F28, G28, H02, H06, H10, H14, H18, H22, H25, H29, H33, H37, H41, H45, J05, J09, J13, J17, J21, J24, J28, J32, J36, J40, J44, K02, K06, K10, K14, K18, K22, K25, K29, K33, K37, K41, K45, L05, L09, L13, L17, L21, L28, L32, L36, L40, L44, M02, M06, M10, M14, M18, M22, M25, M29, M33, M37, M41, M45
VSSc	A04, A08, A12, A16, A20, A27, A31, A35, A39, A43, B03, B07, B11, B15, B19, B23, B26, B30, B34, B38, B42, C04, C08, C12, C16, C20, C27, C31, C35, C39, C43, D03, D07, D11, D15, D19, D26, D30, D34, D38, D42, E04, E08, E12, E16, E20, E27, E31, E35, E39, E43, F03, F05, F07, F09, F11, F13, F15, F17, F19, F30, F32, F34, F36, F38, F40, F42, F44, G03, G05, G07, G09, G11, G13, G15, G17, G19, G30, G32, G34, G36, G38, G40, G42, G44, H04, H08, H12, H16, H20, H27, H31, H35, H39, H43, J03, J07, J11, J15, J19, J23, J26, J30, J34, J38, J42, K04, K08, K12, K16, K20, K27, K31, K35, K39, K43, L03, L07, L11, L15, L19, L26, L30, L34, L38, L42, M04, M08, M12, M16, M20, M27, M31, M35, M39, M43, N03, N05, N07, N09, N11, N13, N15, N17, N19, N28, N30, N32, N34, N36, N38, N40, N42, N44, P03, P05, P07, P09, P11, P13, P15, P17, P19, P28, P30, P32, P34, P36, P38, P40, P42, P44
NOTES: 1. VSSa are ground pins that are populated in the Variations AXXX and BXXX of the CAMM2 connector. This connector standardization is underway by JEDEC JC-11. 2. VSSb and VSSc are ground pins that are populated in the Variation CXXX of the CAMM2 Connector. They are intended to improve crosstalk performance of the CAMM2 connector. JEDEC JC-11 defines the ground pin population requirements based on connector performance requirements.	

4 Power Details

4.1 CAMM2 Voltage Requirements

For the detail and updates, please refer to the latest version of:

- JESD301-2: PMIC5100 Power Management IC Specification for DDR5
- JESD301-3: PMIC5200 Power Management IC Specification for LPDDR5.
 - Note: First LPDDR5 CAMM2 version may use PMIC5100 plus external voltage regulator (LDO or switcher) to produce VDDQ.

The CAMM2 has a PMIC on the PCB. All required voltages are generated by the PMIC from the VIN_BULK supply. The following is typical use of PMIC outputs:

Table 9 — DDR5 (PMIC5100) and LPDDR5/5X (PMIC5200) Voltage Rails

PMIC	DDR5		LPDDR5/5X		LPDDR5/5X	
	PMIC5100		PMIC5100 + VR		PMIC5200	
PMIC Rail	Power Connection	Nominal V _{out} (V)	Power Connection	Nominal V _{out} (V)	Power Connection	Nominal V _{out} (V)
SWA ⁽¹⁾	VDD	1.1	VDD2*	1.05	VDD2H	1.05
SWB ⁽¹⁾	VDDQ	1.1	VR* > VDDQ	0.5	VDDQ	0.5
SWC	VPP	1.8	VPP	1.8	VDD1 (VPP)	1.8
SWD					VDD2L	0.9
LDO_1P8V		1.8		1.8		1.8
LDO_1P0V		1.0		1.0		1.0

NOTE 1 SWA/B are dual phased and supply external VR for VDDQ.

The initial CAMM2 design for LPDDR5/5X shall implement a discrete dc-dc voltage regulator for VDDQ rail until an integrated solution is available. The VDD2L rail is not supported in this case, nor does the VDDQ rail support 0.3 V.

4.2 Soft Stop Time Programing for the PMIC Registers

To reduce the power line spike, the Soft Stop Time register setting for all PMIC output switch rails on module must be set to 0b11.

Table 10 — DDR5 PMIC5100 Register Setting for the Soft Stop

PMIC Register	Description	Register Bit	Value(binary)	Soft Stop Time (ms)
0x46	R46 [1:0]: SWA_OUTPUT_SOFT_STOP_TIME	[1:0]	11	4
0x4A	R4A [1:0]: SWB_OUTPUT_SOFT_STOP_TIME	[1:0]	11	4
0x4C	R4C [1:0]: SWC_OUTPUT_SOFT_STOP_TIME	[1:0]	11	8

4.2 Soft Stop Time Programming for the PMIC Registers (cont'd)

Table 11 — LPDDR5/5X PMIC5200 Register Setting for the Soft Stop

PMIC Register	Description	Register Bit	Value (binary)	Soft Stop Time(ms)
0x44 and 0x46	R44 [7]: SWA_OUTPUT_SOFT_STOP_TIME_EXTENSION and R46 [1:0]: SWA_OUTPUT_SOFT_STOP_TIME	R44 [7] and R46 [1:0]	011	4
0x44 and 0x4A	R44 [5]: SWB_OUTPUT_SOFT_STOP_TIME_EXTENSION and R4A [1:0]: SWB_OUTPUT_SOFT_STOP_TIME	R44 [5] and R4A [1:0]	011	4
0x44 and 0x4C	R44 [4]: SWC_OUTPUT_SOFT_STOP_TIME_EXTENSION and R4C [1:0]: SWC_OUTPUT_SOFT_STOP_TIME	R44 [4] and R4C [1:0]	011	4
0x44 and 0x48	R44 [6]: SWD_OUTPUT_SOFT_STOP_TIME_EXTENSION and R48 [1:0]: SWC_OUTPUT_SOFT_STOP_TIME	R44 [6] and R48 [1:0]	011	4

Intel

5 Component Details

5.1 Component Types and Placement

Components shall be positioned on the PCB to meet the minimum and maximum trace lengths required for SDRAM signals. Decoupling capacitors for SDRAM devices must be located near the device power pins.

All DRAM components within an assembled CAMM2 must be sourced from the same manufacturer and must be the same silicon revision level.

Table 12 — DDR5 x8 SDRAM Pad Array

	1	2	3	4	5	6	7	8	9	10	11	
		1	2	3	4	5	6	7	8	9		
A	DNU	LBDQ	VSS	VPP				ZQ	VSS	LBDQS	DNU	A
B		VDD	VDDQ	DQ2				DQ3	VDDQ	VDD		B
C		VSS	DQ0	DQS_t				DM_n, TDQS_t	DQ1	VSS		C
D		VDDQ	VSS	DQS_c				TDQS_c	VSS	VDDQ		D
E		VDD	DQ4	DQ6				DQ7	DQ5	VDD		E
F		VSS	VDDQ	VSS				VSS	VDDQ	VSS		F
G		CA_ODT	MIR	VDD				CLK_t	VDDQ	TEN		G
H		ALERT_n	VSS	CS_n				CLK_c	VSS	VDD		H
J		VDDQ	CA4	CA0				CA1	CA5	VDDQ		J
K		VDD	CA6	CA2				CA3	CA7	VDD		K
L		VDDQ	VSS	CA8				CA9	VSS	VDDQ		L
M		CAI	CA10	CA12				CA13	CA11	RESET_n		M
N	DNU	VDD	VSS	VDD				VPP	VSS	VDD	DNU	N

DDR5 CAMM reference design uses the pad array with support balls.

MO-210-AL (x8)

	1	2	3	4	5	6	7	8	9
A	○	○	○	+	+	+	○	○	○
B	○	○	○	+	+	+	○	○	○
C	○	○	○	+	+	+	○	○	○
D	○	○	○	+	+	+	○	○	○
E	○	○	○	+	+	+	○	○	○
F	○	○	○	+	+	+	○	○	○
G	○	○	○	+	+	+	○	○	○
H	○	○	○	+	+	+	○	○	○
J	○	○	○	+	+	+	○	○	○
K	○	○	○	+	+	+	○	○	○
L	○	○	○	+	+	+	○	○	○
M	○	○	○	+	+	+	○	○	○
N	○	○	○	+	+	+	○	○	○

MO-210-AN (x8) with support balls

	1	2	3	4	5	6	7	8	9	10	11
A	○	○	○	○	+	+	+	○	○	○	○
B	+	○	○	○	+	+	+	○	○	○	+
C	+	○	○	○	+	+	+	○	○	○	+
D	+	○	○	○	+	+	+	○	○	○	+
E	+	○	○	○	+	+	+	○	○	○	+
F	+	○	○	○	+	+	+	○	○	○	+
G	+	○	○	○	+	+	+	○	○	○	+
H	+	○	○	○	+	+	+	○	○	○	+
J	+	○	○	○	+	+	+	○	○	○	+
K	+	○	○	○	+	+	+	○	○	○	+
L	+	○	○	○	+	+	+	○	○	○	+
M	+	○	○	○	+	+	+	○	○	○	+
N	○	○	○	○	+	+	+	○	○	○	○

○ Populated ball
+ Ball not populated

NOTE 1 Additional columns and rows of inactive balls in MO-210 Terminal Pattern AN(x8) with support balls are for mechanical support only and should not be tied to either electrically high or low.

NOTE 2 Some of the additional support balls can be selectively populated under the supplier's discretion. Refer to supplier's datasheet.

NOTE 3 Please refer to the latest version of JESD79-5: DDR5 SDRAM specification for updates.

5.1 Component Types and Placement (cont'd)

Table 13 — DDR5 x16 SDRAM Pad Array

	1	2	3	4	5	6	7	8	9	10	11
		1	2	3	4	5	6	7	8	9	

A	DNU	LBDQ	VSS	VPP		ZQ	VSS	LBDQS	DNU		A
B		VDD	VDDQ	DQU2		DQU3	VDDQ	VDD			B
C		VSS	DQU0	DQSU_P		DMU_n	DQU1	VSS			C
D		VDDQ	VSS	DQSU_N		RFU	VSS	VDDQ			D
E		VDD	DQU4	DQU6		DQU7	DQU5	VDD			E
F		VDD	VDDQ	DQL2		DQL3	VDDQ	VDD			F
G		VSS	DQL0	DQSL_P		DML_n	DQL1	VSS			G
H		VDDQ	VSS	DQSL_N		RFU	VSS	VDDQ			H
J		VDD	DQL4	DQL6		DQL7	DQL5	VDD			J
K		VSS	VDDQ	VSS		VSS	VDDQ	VSS			K
L		CA_ODT	MIR	VDD		CLK_P	VDDQ	TEN			L
M		ALERT_n	VSS	CS_n		CLK_N	VSS	VDD			M
N		VDDQ	CA4	CA0		CA1	CA5	VDDQ			N
P		VDD	CA6	CA2		CA3	CA7	VDD			P
R		VDDQ	VSS	CA8		CA9	VSS	VDDQ			R
T		CAI	CA10	CA12		CA13	CA11	RESET_n			T
U	DNU	VDD	VSS	VDD		VPP	VSS	VDD	DNU		U

MO-210-AT (x16)

	1	2	3	4	5	6	7	8	9
A	○	○	○	+	+	+	○	○	○
B	○	○	○	+	+	+	○	○	○
C	○	○	○	+	+	+	○	○	○
D	○	○	○	+	+	+	○	○	○
E	○	○	○	+	+	+	○	○	○
F	○	○	○	+	+	+	○	○	○
G	○	○	○	+	+	+	○	○	○
H	○	○	○	+	+	+	○	○	○
J	○	○	○	+	+	+	○	○	○
K	○	○	○	+	+	+	○	○	○
L	○	○	○	+	+	+	○	○	○
M	○	○	○	+	+	+	○	○	○
N	○	○	○	+	+	+	○	○	○
P	○	○	○	+	+	+	○	○	○
R	○	○	○	+	+	+	○	○	○
T	○	○	○	+	+	+	○	○	○
U	○	○	○	+	+	+	○	○	○

MO-210-AU (x16)
with support balls

	1	2	3	4	5	6	7	8	9	10	11
A	○	○	○	○	+	+	+	○	○	○	○
B	+	○	○	○	+	+	+	○	○	○	+
C	+	○	○	○	+	+	+	○	○	○	+
D	+	○	○	○	+	+	+	○	○	○	+
E	+	○	○	○	+	+	+	○	○	○	+
F	+	○	○	○	+	+	+	○	○	○	+
G	+	○	○	○	+	+	+	○	○	○	+
H	+	○	○	○	+	+	+	○	○	○	+
J	+	○	○	○	+	+	+	○	○	○	+
K	+	○	○	○	+	+	+	○	○	○	+
L	+	○	○	○	+	+	+	○	○	○	+
M	+	○	○	○	+	+	+	○	○	○	+
N	+	○	○	○	+	+	+	○	○	○	+
P	+	○	○	○	+	+	+	○	○	○	+
R	+	○	○	○	+	+	+	○	○	○	+
T	+	○	○	○	+	+	+	○	○	○	+
U	○	○	○	○	+	+	+	○	○	○	○

○ Populated ball
+ Ball not populated

NOTE 1 Additional columns and rows of inactive balls in MO-210 Terminal Pattern AU(x16) with support balls are for mechanical support only and should not be tied to either electrically high or low.

NOTE 2 Some of the additional support balls can be selectively populated under the supplier's discretion. Refer to supplier's datasheet.

NOTE 3 Please refer to the latest version of JESD79-5: DDR5 SDRAM specification for updates.


5.1 Component Types and Placement (cont'd)

Table 14 — LPDDR5/5X x32 SDRAM Pad Array

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
A	NC	NC	VDDQ	DMI0_A	VSS	VDD2L	VDD2H	VDD2H	VDD2H	VDD2L	VSS	DMI1_A	VDDQ	NC	NC	A
B	NC	VDDQ	RDQS0_t_A	VSS	DQ4_A	VDD2L	VDD2H	VSS	VDD2H	VDD2L	DQ12_A	VSS	RDQS1_t_A	VDDQ	NC	B
C	VDD1	DQ1_A	VDDQ	RDQS0_c_A	VSS	DQ5_A	VDD2H	VSS	VDD2H	DQ13_A	VSS	RDQS1_c_A	VDDQ	DQ9_A	VDD1	C
D	DQ0_A	VSS	DQ3_A	VDDQ	WCK0_c_A	VSS	VSS	VDD2H	VSS	VSS	WCK1_c_A	VDDQ	DQ11_A	VSS	DQ8_A	D
E	VSS	DQ2_A	VSS	WCK0_t_A	VDDQ	DQ6_A	VDD2H	VSS	VDD2H	DQ14_A	VDDQ	WCK1_t_A	VSS	DQ10_A	VSS	E
F	VDDQ	VSS	VDDQ	VDDQ	DQ7_A	VDD2H	VDD2H	VSS	VDD2H	VDD2H	DQ15_A	VDDQ	VDDQ	VSS	VDDQ	F
G	VDDQ	VDDQ	VSS	CA0_A	VSS	CS1_A	VSS	CA2_A	VSS	CA4_A	VSS	CA6_AVSS	VSS	VDDQ	VDDQ	G
H	RESET_n	VDD2L	VSS	VSS	CA1_A	VSS	CS0_A	VSS	CLK_t_A	VSS	CA3_A	VSS	CA5_A	VDD2L	ZQ_A	H
J	VSS	VDD2L	VSS	RFU CS3_A	VDD2H	RFU CS2_A	VSS	VSS	CLK_c_A	VSS	VDD2H	VSS	VSS	VDD2L	VSS	J
K	VDD2H	VDD2H	VDD2H	VDD2H	VDD2H	VDD2H	VSS	VSS	VSS	VDD2H	VDD2H	VDD2H	VDD2H	VDD2H	VDD2H	K
L	VSS	VSS	VSS	VSS	VSS	VDD2H	VDD2H	VDD2H	VDD2H	VDD2H	VSS	VSS	VSS	VSS	VSS	L
M	VDD2H	VDD2H	VDD2H	VDD2H	VDD2H	VDD2H	VSS	VSS	VSS	VDD2H	VDD2H	VDD2H	VDD2H	VDD2H	VDD2H	M
N	VSS	VDD2L	VSS	VSS	VDD2H	VSS	CLK_c_B	VSS	VSS	VSS	VDD2H	VSS	VSS	VDD2L	VSS	N
P	RFU CS2_B	VDD2L	CA5_B	VSS	CA3_B	VSS	CLK_t_B	VSS	CS0_B	VSS	CA1_B	VSS	VSS	VDD2L	RFU CS3_B	P
R	VDDQ	VDDQ	VSS	CA6_B	VSS	CA4_B	VSS	CA2_B	VSS	CS1_B	VSS	CA0_B	VSS	VDDQ	VDDQ	R
T	VDDQ	VSS	VDDQ	VDDQ	DQ15_B	VDD2H	VDD2H	VSS	VDD2H	VDD2H	DQ7_B	VDDQ	VDDQ	VSS	VDDQ	T
U	VSS	DQ10_B	VSS	WCK1_t_B	VDDQ	DQ14_B	VDD2H	VSS	VDD2H	DQ6_B	VDDQ	WCK0_t_B	VSS	DQ2_B	VSS	U
V	DQ8_BVSS	VSS	DQ11_B	VDDQ	WCK1_c_B	VSS	VSS	VDD2H	VSS	VSS	WCK0_c_B	VDDQ	DQ3_B	VSS	DQ0_B	V
W	VDD1	DQ9_B	VDDQ	RDQS1_c_B	VSS	DQ13_B	VDD2H	VSS	VDD2H	DQ5_B	VSS	RDQS0_c_B	VDDQ	DQ1_B	VDD1	W
Y	NC	VDDQ	RDQS1_t_B	VSS	DQ12_B	VDD2L	VDD2H	VSS	VDD2H	VDD2L	DQ4_B	VSS	RDQS0_t_B	VDDQ	NC	Y
AA	NC	NC	VDDQ	DMI1_B	VSS	VDD2L	VDD2H	VDD2H	VDD2H	VDD2L	VSS	DMI0_B	VDDQ	NC	NC	AA

NOTE 1 RFU pins in red text are CS signals for 128GB support, where J4 = CS3_A, J6 = CS2_A, P1 = CS2_B, P15 = CS3_B

NOTE 2 JEDEC MO-338A for 315-ball terminal pattern



5.2 Decoupling Guidelines

Table 15 — DDR5 Decoupling Capacitor Guidelines

	Guideline	Note
VDD	Minimum of two decoupling capacitors to VSS per SDRAM, average of 30 μ F per DRAM is recommended	Should be placed as close as possible to the DRAM VDD ball
VDDQ	Minimum of two decoupling capacitors to VSS per SDRAM, average of 7.5 μ F per DRAM is recommended	Should be placed as close as possible to the DRAM VDDQ ball
VPP	Minimum of one decoupling cap per DRAM VPP pin, average of 3.5 μ F per DRAM is recommended	Should be placed as close as possible to the DRAM VPP ball
VIN_BULK	Near the PMIC input : 6 pcs of 22 μ F, 3 pcs of 0.1 μ F Near CAMM2 connector VIN_BULK pins: 4 pcs of 22 μ F, 2 pcs of 0.1 μ F	
NOTES: 1. Decoupling capacitor values for VDD, VDDQ, and VPP vary by module and may be staggered to achieve best overall impedance vs. frequency response. 2. Recommended values for decoupling for VDD, VDDQ and VPP are 1 μ F, 2.2 μ F, 4.7 μ F, and 1 μ F. 3. Depending on the DRAM package size, all placements may not be possible. 4. Refer to PMIC specifications for details on decoupling around the PMIC chip.		

Table 16 — LPDDR5/5X Decoupling Capacitor Guidelines

	Guideline	Note
VDD1	Average of 5 μ F per DRAM is recommended	Should be placed as close as possible to the DRAM VDD1 ball
VDD2H	Average of 15 μ F per DRAM is recommended	Should be placed as close as possible to the DRAM VDD2H ball. If VDD2H and VDD2L are joined as one rail, add the two capacitances for that rail.
VDD2L	Average of 15 μ F per DRAM is recommended	Should be placed as close as possible to the DRAM VDD2L ball
VDDQ	Average of 5 μ F per DRAM is recommended	Should be placed as close as possible to the DRAM VDDQ ball
VIN_BULK	Near the PMIC input : 8 pcs of 22 μ F, 4 pcs of 0.1 μ F Near CAMM2 connector VIN_BULK pins: 4 pcs of 22 μ F, 2 pcs of 0.1 μ F	
NOTES: 1. Decoupling capacitor values for VDD2H/L, VDDQ and VDD1 vary by module and may be staggered to achieve best overall impedance vs. frequency response. 2. Recommended values for decoupling for VDDH/L, VDDQ and VDD1 are 1 μ F, 2.2 μ F, 4.7 μ F, and 10 μ F. 3. Depending on the DRAM package size, all placements may not be possible. 4. Refer to PMIC specifications for details on decoupling around the PMIC chip.		

6 CAMM2 Design Details

6.1 Channel Definition

This specification defines channels and subchannels as follows:

- A channel is 64-bit data interface with varying number of subchannels.
 - With ECC support, the channel becomes 72-bits wide
 - A DDR5 channel consists of two 32-bit subchannels
 - A LPDDR5/5X channel consists of four 16-bit subchannels
- A subchannel operates independent of any other subchannel, with its own clock, command, address, chip selects, and data signaling.

6.2 Single-channel versus Dual-channel DDR CAMM2

Single-channel CAMM2 contain half the pins of the CAMM2 connector. The connector is organized as Channel 0 in the lower portion of the pin array and Channel 1 in the upper portion of the pin array. Single-channel CAMM2 supports 64-bit data width, which is two 32-bit subchannels.

Channel 1																							Channel 0																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																												
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
A	DDR5A[0:31]	VSSA	DDR5A[32:63]	VSSA	DDR5A[64:95]	VSSA	DDR5A[96:127]	VSSA	DDR5A[128:159]	VSSA	DDR5A[160:191]	VSSA	DDR5A[192:223]	VSSA	DDR5A[224:255]	VSSA	DDR5A[256:287]	VSSA	DDR5A[288:319]	VSSA	DDR5A[320:351]	VSSA	DDR5A[352:383]	VSSA	DDR5A[384:415]	VSSA	DDR5A[416:447]	VSSA	DDR5A[448:479]	VSSA	DDR5A[480:511]	VSSA	DDR5A[512:543]	VSSA	DDR5A[544:575]	VSSA	DDR5A[576:607]	VSSA	DDR5A[608:639]	VSSA	DDR5A[640:671]	VSSA	DDR5A[672:703]	VSSA	DDR5A[704:735]	VSSA	DDR5A[736:767]	VSSA	DDR5A[768:799]	VSSA	DDR5A[800:831]	VSSA	DDR5A[832:863]	VSSA	DDR5A[864:895]	VSSA	DDR5A[896:927]	VSSA	DDR5A[928:959]	VSSA	DDR5A[960:991]	VSSA	DDR5A[992:1023]	VSSA	DDR5A[1024:1055]	VSSA	DDR5A[1056:1087]	VSSA	DDR5A[1088:1119]	VSSA	DDR5A[1120:1151]	VSSA	DDR5A[1152:1183]	VSSA	DDR5A[1184:1215]	VSSA	DDR5A[1216:1247]	VSSA	DDR5A[1248:1279]	VSSA	DDR5A[1280:1311]	VSSA	DDR5A[1312:1343]	VSSA	DDR5A[1344:1375]	VSSA	DDR5A[1376:1407]	VSSA	DDR5A[1408:1439]	VSSA	DDR5A[1440:1471]	VSSA	DDR5A[1472:1503]	VSSA	DDR5A[1504:1535]	VSSA	DDR5A[1536:1567]	VSSA	DDR5A[1568:1599]	VSSA	DDR5A[1600:1631]	VSSA	DDR5A[1632:1663]	VSSA	DDR5A[1664:1695]	VSSA	DDR5A[1696:1727]	VSSA	DDR5A[1728:1759]	VSSA	DDR5A[1760:1791]	VSSA	DDR5A[1792:1823]	VSSA	DDR5A[1824:1855]	VSSA	DDR5A[1856:1887]	VSSA	DDR5A[1888:1919]	VSSA	DDR5A[1920:1951]	VSSA	DDR5A[1952:1983]	VSSA	DDR5A[1984:2015]	VSSA	DDR5A[2016:2047]	VSSA	DDR5A[2048:2079]	VSSA	DDR5A[2080:2111]	VSSA	DDR5A[2112:2143]	VSSA	DDR5A[2144:2175]	VSSA	DDR5A[2176:2207]	VSSA	DDR5A[2208:2239]	VSSA	DDR5A[2240:2271]	VSSA	DDR5A[2272:2303]	VSSA	DDR5A[2304:2335]	VSSA	DDR5A[2336:2367]	VSSA	DDR5A[2368:2399]	VSSA	DDR5A[2400:2431]	VSSA	DDR5A[2432:2463]	VSSA	DDR5A[2464:2495]	VSSA	DDR5A[2496:2527]	VSSA	DDR5A[2528:2559]	VSSA	DDR5A[2560:2591]	VSSA	DDR5A[2592:2623]	VSSA	DDR5A[2624:2655]	VSSA	DDR5A[2656:2687]	VSSA	DDR5A[2688:2719]	VSSA	DDR5A[2720:2751]	VSSA	DDR5A[2752:2783]	VSSA	DDR5A[2784:2815]	VSSA	DDR5A[2816:2847]	VSSA	DDR5A[2848:2879]	VSSA	DDR5A[2880:2911]	VSSA	DDR5A[2912:2943]	VSSA	DDR5A[2944:2975]	VSSA	DDR5A[2976:3007]	VSSA	DDR5A[3008:3039]	VSSA	DDR5A[3040:3071]	VSSA	DDR5A[3072:3103]	VSSA	DDR5A[3104:3135]	VSSA	DDR5A[3136:3167]	VSSA	DDR5A[3168:3199]	VSSA	DDR5A[3200:3231]	VSSA	DDR5A[3232:3263]	VSSA	DDR5A[3264:3295]	VSSA	DDR5A[3296:3327]	VSSA	DDR5A[3328:3359]	VSSA	DDR5A[3360:3391]	VSSA	DDR5A[3392:3423]	VSSA	DDR5A[3424:3455]	VSSA	DDR5A[3456:3487]	VSSA	DDR5A[3488:3519]	VSSA	DDR5A[3520:3551]	VSSA	DDR5A[3552:3583]	VSSA	DDR5A[3584:3615]	VSSA	DDR5A[3616:3647]	VSSA	DDR5A[3648:3679]	VSSA	DDR5A[3680:3711]	VSSA	DDR5A[3712:3743]	VSSA	DDR5A[3744:3775]	VSSA	DDR5A[3776:3807]	VSSA	DDR5A[3808:3839]	VSSA	DDR5A[3840:3871]	VSSA	DDR5A[3872:3903]	VSSA	DDR5A[3904:3935]	VSSA	DDR5A[3936:3967]	VSSA	DDR5A[3968:3999]	VSSA	DDR5A[4000:4031]	VSSA	DDR5A[4032:4063]	VSSA	DDR5A[4064:4095]	VSSA	DDR5A[4096:4127]	VSSA	DDR5A[4128:4159]	VSSA	DDR5A[4160:4191]	VSSA	DDR5A[4192:4223]	VSSA	DDR5A[4224:4255]	VSSA	DDR5A[4256:4287]	VSSA	DDR5A[4288:4319]	VSSA	DDR5A[4320:4351]	VSSA	DDR5A[4352:4383]	VSSA	DDR5A[4384:4415]	VSSA	DDR5A[4416:4447]	VSSA	DDR5A[4448:4479]	VSSA	DDR5A[4480:4511]	VSSA	DDR5A[4512:4543]	VSSA	DDR5A[4544:4575]	VSSA	DDR5A[4576:4607]	VSSA	DDR5A[4608:4639]	VSSA	DDR5A[4640:4671]	VSSA	DDR5A[4672:4703]	VSSA	DDR5A[4704:4735]	VSSA	DDR5A[4736:4767]	VSSA	DDR5A[4768:4799]	VSSA	DDR5A[4800:4831]	VSSA	DDR5A[4832:4863]	VSSA	DDR5A[4864:4895]	VSSA	DDR5A[4896:4927]	VSSA	DDR5A[4928:4959]	VSSA	DDR5A[4960:4991]	VSSA	DDR5A[4992:5023]	VSSA	DDR5A[5024:5055]	VSSA	DDR5A[5056:5087]	VSSA	DDR5A[5088:5119]	VSSA	DDR5A[5120:5151]	VSSA	DDR5A[5152:5183]	VSSA	DDR5A[5184:5215]	VSSA	DDR5A[5216:5247]	VSSA	DDR5A[5248:5279]	VSSA	DDR5A[5280:5311]	VSSA	DDR5A[5312:5343]	VSSA	DDR5A[5344:5375]	VSSA	DDR5A[5376:5407]	VSSA	DDR5A[5408:5439]	VSSA	DDR5A[5440:5471]	VSSA	DDR5A[5472:5503]	VSSA	DDR5A[5504:5535]	VSSA	DDR5A[5536:5567]	VSSA	DDR5A[5568:5599]	VSSA	DDR5A[5600:5631]	VSSA	DDR5A[5632:5663]	VSSA	DDR5A[5664:5695]	VSSA	DDR5A[5696:5727]	VSSA	DDR5A[5728:5759]	VSSA	DDR5A[5760:5791]	VSSA	DDR5A[5792:5823]	VSSA	DDR5A[5824:5855]	VSSA	DDR5A[5856:5887]	VSSA	DDR5A[5888:5919]	VSSA	DDR5A[5920:5951]	VSSA	DDR5A[5952:5983]	VSSA	DDR5A[5984:6015]	VSSA	DDR5A[6016:6047]	VSSA	DDR5A[6048:6079]	VSSA	DDR5A[6080:6111]	VSSA	DDR5A[6112:6143]	VSSA	DDR5A[6144:6175]	VSSA	DDR5A[6176:6207]	VSSA	DDR5A[6208:6239]	VSSA	DDR5A[6240:6271]	VSSA	DDR5A[6272:6303]	VSSA	DDR5A[6304:6335]	VSSA	DDR5A[6336:6367]	VSSA	DDR5A[6368:6399]	VSSA	DDR5A[6400:6431]	VSSA	DDR5A[6432:6463]	VSSA	DDR5A[6464:6495]	VSSA	DDR5A[6496:6527]	VSSA	DDR5A[6528:6559]	VSSA	DDR5A[6560:6591]	VSSA	DDR5A[6592:6623]	VSSA	DDR5A[6624:6655]	VSSA	DDR5A[6656:6687]	VSSA	DDR5A[6688:6719]	VSSA	DDR5A[6720:6751]	VSSA	DDR5A[6752:6783]	VSSA	DDR5A[6784:6815]	VSSA	DDR5A[6816:6847]	VSSA	DDR5A[6848:6879]	VSSA	DDR5A[6880:6911]	VSSA	DDR5A[6912:6943]	VSSA	DDR5A[6944:6975]	VSSA	DDR5A[6976:7007]	VSSA	DDR5A[7008:7039]	VSSA	DDR5A[7040:7071]	VSSA	DDR5A[7072:7103]	VSSA	DDR5A[7104:7135]	VSSA	DDR5A[7136:7167]	VSSA	DDR5A[7168:7199]	VSSA	DDR5A[7200:7231]	VSSA	DDR5A[7232:7263]	VSSA	DDR5A[7264:7295]	VSSA	DDR5A[7296:7327]	VSSA	DDR5A[7328:7359]	VSSA	DDR5A[7360:7391]	VSSA	DDR5A[7392:7423]	VSSA	DDR5A[7424:7455]	VSSA	DDR5A[7456:7487]	VSSA	DDR5A[7488:7519]	VSSA	DDR5A[7520:7551]	VSSA	DDR5A[7552:7583]	VSSA	DDR5A[7584:7615]	VSSA	DDR5A[7616:7647]	VSSA	DDR5A[7648:7679]	VSSA	DDR5A[7680:7711]	VSSA	DDR5A[7712:7743]	VSSA	DDR5A[7744:7775]	VSSA	DDR5A[7776:7807]	VSSA	DDR5A[7808:7839]	VSSA	DDR5A[7840:7871]	VSSA	DDR5A[7872:7903]	VSSA	DDR5A[7904:7935]	VSSA	DDR5A[7936:7967]	VSSA	DDR5A[7968:7999]	VSSA	DDR5A[8000:8031]	VSSA	DDR5A[8032:8063]	VSSA	DDR5A[8064:8095]	VSSA	DDR5A[8096:8127]	VSSA	DDR5A[8128:8159]	VSSA	DDR5A[8160:8191]	VSSA	DDR5A[8192:8223]	VSSA	DDR5A[8224:8255]	VSSA	DDR5A[8256:8287]	VSSA	DDR5A[8288:8319]	VSSA	DDR5A[8320:8351]	VSSA	DDR5A[8352:8383]	VSSA	DDR5A[8384:8415]	VSSA	DDR5A[8416:8447]	VSSA	DDR5A[8448:8479]	VSSA	DDR5A[8480:8511]	VSSA	DDR5A[8512:8543]	VSSA	DDR5A[8544:8575]	VSSA	DDR5A[8576:8607]	VSSA	DDR5A[8608:8639]	VSSA	DDR5A[8640:8671]	VSSA	DDR5A[8672:8703]	VSSA	DDR5A[8704:8735]	VSSA	DDR5A[8736:8767]	VSSA	DDR5A[8768:8799]	VSSA	DDR5A[8800:8831]	VSSA	DDR5A[8832:8863]	VSSA	DDR5A[8864:8895]	VSSA	DDR5A[8896:8927]	VSSA	DDR5A[8928:8959]	VSSA	DDR5A[8960:8991]	VSSA	DDR5A[8992:9023]	VSSA	DDR5A[9024:9055]	VSSA	DDR5A[9056:9087]	VSSA	DDR5A[9088:9119]	VSSA	DDR5A[9120:9151]	VSSA	DDR5A[9152:9183]	VSSA	DDR5A[9184:9215]	VSSA	DDR5A[9216:9247]	VSSA	DDR5A[9248:9279]	VSSA	DDR5A[9280:9311]	VSSA	DDR5A[9312:9343]	VSSA	DDR5A[9344:9375]	VSSA	DDR5A[9376:9407]	VSSA	DDR5A[9408:9439]	VSSA	DDR5A[9440:9471]	VSSA	DDR5A[9472:9503]	VSSA	DDR5A[9504:9535]	VSSA	DDR5A[9536:9567]	VSSA	DDR5A[9568:9599]	VSSA	DDR5A[9600:9631]	VSSA	DDR5A[9632:9663]	VSSA	DDR5A[9664:9695]	VSSA	DDR5A[9696:9727]	VSSA	DDR5A[9728:9759]	VSSA	DDR5A[9760:9791]	VSSA	DDR5A[9792:9823]	VSSA	DDR5A[9824:9855]	VSSA	DDR5A[9856:9887]	VSSA	DDR5A[9888:9919]	VSSA	DDR5A[9920:9951]	VSSA	DDR5A[9952:9983]	VSSA	DDR5A[9984:10015]	VSSA	DDR5A[10016:10047]	VSSA	DDR5A[10048:10079]	VSSA	DDR5A[10080:10111]	VSSA	DDR5A[10112:10143]	VSSA	DDR5A[10144:10175]	VSSA	DDR5A[10176:10207]	VSSA	DDR5A[10208:10239]	VSSA	DDR5A[10240:10271]	VSSA	DDR5A[10272:10303]	VSSA	DDR5A[10304:10335]	VSSA	DDR5A[10336:10367]	VSSA	DDR5A[10368:10399]	VSSA	DDR5A[10400:10431]	VSSA	DDR5A[10432:10463]	VSSA	DDR5A[10464:10495]	VSSA	DDR5A[10496:10527]	VSSA	DDR5A[10528:10559]	VSSA	DDR5A[10560:10591]	VSSA	DDR5A[10592:10623]	VSSA	DDR5A[10624:10655]	VSSA	DDR5A[10656:10687]	VSSA	DDR5A[10688:10719]	VSSA	DDR5A[10720:10751]	VSSA	DDR5A[10752:10783]	VSSA	DDR5A[10784:10815]	VSSA	DDR5A[10816:10847]	VSSA	DDR5A[10848:10879]	VSSA	DDR5A[10880:10911]	VSSA	DDR5A[10912:10943]	VSSA	DDR5A[10944:10975]	VSSA	DDR5A[10976:11007]	VSSA	DDR5A[11008:11039]	VSSA	DDR5A[11040:11071]	VSSA	DDR5A[11072:11103]	VSSA	DDR5A[11104:11135]	VSSA	DDR5A[11136:11167]	VSSA	DDR5A[11168:11199]	VSSA	DDR5A[11200:11231]	VSSA	DDR5A[11232:11263]	VSSA	DDR5A[11264:11295]	VSSA	DDR5A[11296:11327]	VSSA	DDR5A[11328:11359]	VSSA	DDR5A[11360:11391]	VSSA	DDR5A[11392:11423]	VSSA	DDR5A[11424:11455]	VSSA	DDR5A[11456:11487]	VSSA	DDR5A[11488:11519]	VSSA	DDR5A[11520:11551]	VSSA	DDR5A[11552:11583]	VSSA	DDR5A[11584:11615]	VSSA	DDR5A[11616:11647]	VSSA	DDR5A[11648:11679]	VSSA	DDR5A[11680:11711]	VSSA	DDR5A[11712:11743]	VSSA	DDR5A[11744:11775]	VSSA	DDR5A[11776:11807]	VSSA	DDR5A[11808:11839]	VSSA	DDR5A[11840:11871]	VSSA	DDR5A[11872:11903]	VSSA	DDR5A[11904:11935]	VSSA	DDR5A[11936:11967]	VSSA	DDR5A[11968:11999]	VSSA	DDR5A[12000:12031]	VSSA	DDR5A[12032:12063]	VSSA	DDR5A[12064:12095]	VSSA	DDR5A[12096:12127]	VSSA	DDR5A[12128:12159]	VSSA	DDR5A[12160:12191]	VSSA	DDR5A[12192:12223]	VSSA	DDR5A[12224:12255]	VSSA	DDR5A[12256:12287]	VSSA	DDR5A[12288:12319]	VSSA	DDR5A[12320:12351]	VSSA	DDR5A[12352:12383]	VSSA	DDR5A[12384:12415]	VSSA	DDR5A[12416:12447]	VSSA	DDR5A[12448:12479]	VSSA	DDR5A[12480:12511]	VSSA	DDR5A[12512:12543]	VSSA	DDR5A[12544:12575]	VSSA	DDR5A[12576:12607]	VSSA	DDR5A[12608:12639]	VSSA	DDR5A[12640:12671]	VSSA	DDR5A[12672:12703]	VSSA	DDR5A[12704:12735]	VSSA	DDR5A[12736:12767]	VSSA	DDR5A[12768:12799]	VSSA	DDR5A[12800:12831]	VSSA	DDR5A[12832:12863]	VSSA	DDR5A[12864:12895]	VSSA	DDR5A[12896:12927]	VSSA	DDR5A[12928:12959]	VSSA	DDR5A[12960:12991]	VSSA	DDR5A[12992:13023]	VSSA	DDR5A[13024:13055]	VSSA	DDR5A[13056:13087]	VSSA	DDR5A[13088:13119]	VSSA	DDR5A[13120:13151]	VSSA	DDR5A[13152:13183]	VSSA	DDR5A[13184:13215]	VSSA	DDR5A[13216:13247]	VSSA	DDR5A[13248:13279]	VSSA	DDR5A[13280:13311]	VSSA	DDR5A[13312:13343]	VSSA	DDR5A[13344:13375]	VSSA	DDR5A[13376:13407]	VSSA	DDR5A[13408:13439]	VSSA	DDR5A[13440:13471]	VSSA	DDR5A[13472:13503]	VSSA	DDR5A[13504:13535]	VSSA	DDR5A[13536:13567]	VSSA	DDR5A[13568:13599]	VSSA	DDR5A[13600:13631]	VSSA	DDR5A[13632:13663]	VSSA	DDR5A[13664:13695]	VSSA	DDR5A[13696:13727]	VSSA	DDR5A[13728:13759]	VSSA	DDR5A[13760:13791]	VSSA	DDR5A[13792:13823]	VSSA	DDR5A[13824:13855]	VSSA	DDR5A[13856:13887]	VSSA	DDR5A[13888:13919]	VSSA	DDR5A[13920:13951]	VSSA	DDR5A[13952:13983]	VSSA	DDR5A[13984:14015]	VSSA	DDR5A[14016:14047]	VSSA	DDR5A[14048:14079]	VSSA	DDR5A[14080:14111]	VSSA	DDR5A[14112:14143]	VSSA	DDR5A[14144:14175]	VSSA	DDR5A[14176:14207]	VSSA	DDR5A[14208:14239]	VSSA	DDR5A[14240:14271]	VSSA	DDR5A[14272:14303]	VSSA	DDR5A[14304:14335]	VSSA	DDR5A[14336:14367]	VSSA	DDR5A[14368:14399]	VSSA	DDR5A[14400:14431]	VSSA	DDR5A[14432:14463]	VSSA	DDR5A[14464:14495]	VSSA	DDR5A[14496:14527]	VSSA	DDR5A[14528:14559]	VSSA	DDR5A[14560:14591]	VSSA	DDR5A[14592:14623]	VSSA	DDR5A[14624:14655]	VSSA	DDR5A[14656:14687]	VSSA	DDR5A[14688:14719]	VSSA	DDR5A[14720:14751]	VSSA	DDR5A[14752:14783]	VSSA	DDR5A[14784:14815]	VSSA	DDR5A[14816:14847]	VSSA	DDR5A[14848:14879]	VSSA	DDR5A[14880

6.2 Single-channel versus Dual-channel DDR CMM2 (cont'd)




Figure 1 — Stacking with Single-channel CMM2

Stacking allows system memory to be packaged within the system by increasing height of the volume needed for memory to save space in the Y direction. This is generally done for max capacity systems.

Dual-channel CMM2s cover the entire CMM2 connector, so they cannot be stacked. Figure 2 shows a side view of typical dual-channel CMM2 mounting.



Figure 2 — Mounting of a Dual-channel CMM2 with DDR5 DRAM

A dual-channel CMM2 using LPDDR5 DRAM covers the entire connector and places the LPDDR5/5X DRAM on top of the connector to minimize the motherboard area required for memory. A side view of an LPDDR5 CMM2 is shown in Figure 3.




Figure 3 — Mounting of a Dual-channel CMM2 with LPDDR5 DRAM

6.3 Explanation of Net Structure Diagrams

The net structure routing diagrams provide a reference design example for each raw card version. These designs provide an initial basis for CMM2 designs. The diagrams should be used to determine individual signal wiring on a memory module for any supported configuration. Only transmission lines (represented as cylinders and labeled with trace length designators "TL") represent physical trace segments. All other lines are zero in length. To verify CMM2 functionality, a full simulation of all signal integrity and timing is required. The given net structures and trace lengths are not inclusive for all solutions.

Once the net structure has been determined, the permitted trace lengths for the net structure can be read from the table below each net structure routing diagram. Some configurations require the use of multiple net structure routing diagrams to account for varying load quantities on the same signal. All diagrams define one load as one SDRAM input. A typical data net structure is shown in Figure 4.

6.3 Explanation of Net Structure Diagrams (cont'd)




Figure 4 — Net Structure Example for Two Rank CAMM2

6.4 General Net Simulation Assumptions


To use simulation almost exclusively, some conditions must be defined so that the same conclusion is reached using different simulation tools.

Table 17 — Simulation Conditions Example

Group	Parameter	Condition
Data Bus	Motherboard Length	40 mm
	Motherboard Impedance	40 Ω (75 Ω differential for Strokes)
	Motherboard Configuration	One CAMM2 supports all channels
	Routing Type	Stripline (Micro-strip)
	Driver	34 Ω DRAM with DRAM package
Command/Address, Chip Select	Motherboard Length	40 mm
	Motherboard Impedance	40 Ω (single ended)
	Motherboard Configuration	One CAMM2 supports all channels
	Driver	34 Ω DRAM with DRAM package
Clock	Motherboard Length	40 mm
	Motherboard Impedance	45 Ω differential for DDR 75 Ω differential for LPDDR
	Motherboard Configuration	One CAMM2 supports all channels
	Driver	75 Ω DRAM with DRAM package
NOTE Trace lengths above do not include pin offset adder as described in paragraph 6.5.		

6.5 CAMM2 Length-matching Principles

Traditional memory length-matching treats the motherboard and module routings separately. This works for UDIMM and SODIMM because the connector pins are lined in two rows. For CAMM2, the connector pins are lined in 14 rows, creating an array of pins. Length-matching within a data group can now span across multiple rows, which creates a new factor which must be considered. For example, traditional length-matching rules would force motherboard serpentine (aka meandering) on signal B to match signal A. Likewise, traditional rules would force module serpentine on signal A to match signal B. Since the data group spans across 5 rows and the rows are at 1mm pitch, then 4mm of trace length is unnecessarily added to the data group.



6.5.1 Principle #1

Incorporate a trace length offset based on pin assignment within the connector array.

- Row A gets no offset
- Row B length offset = 1 mm
- Row C length offset = 2 mm
- Row D length offset = 3 mm
- Row E length offset = 4 mm
- Row F length offset = 5 mm
- Row H gets no offset
- Row J length offset = 1 mm
- Row K length offset = 2 mm
- Row L length offset = 3 mm
- Row M length offset = 4 mm
- Row N length offset = 5 mm

For example, if a data group has signals in rows A-F and the board designer selects signal C as the “target”, then all other signals are matched as follows:

- Signal A in row A = (length of C) – 2 mm
- Signal B in row B = (length of C) – 1 mm
- Signal C in row C = (length of C)
- Signal D in row D = (length of C) + 1 mm
- Signal E in row E = (length of C) + 2 mm
- Signal F in row F = (length of C) + 3 mm

6.5.2 Principle #2


Data groups within a subchannel must be assigned within rows A-E or H-M (and cannot traverse across these row groupings).

6.5.3 Principle #3

Associated diff pairs (DQS, WCLK, CLK) must be assigned to

- rows F-G for data groups within rows A-E
- rows N-P for data groups within rows H-M

With these principles, the unnecessary serpentine can be removed, resulting in straighter traces.




6.5.4 Principle #4


Trace length offsets are applied to DDR5 and LPDDR5/5X designs.

- Even though the LPDDR5/5X DRAM may have no offset when positioned above the CAMM2 connector, for the sake of minimal routing on the motherboards, these trace length offsets are applied to LPDDR5 CAMM2.
- There is no negative consequence to applying trace length offsets to LPDDR5/5X. The alternative is forced length-matching within the motherboard (the traditional way) which would add unnecessary length. Even though the LPDDR5 CAMM2 could be length matched without consequence within itself, the motherboard would still be compromised with extra length. This is avoided by applying trace length offsets to LPDDR5 CAMM2.

6.5.4 Principle #4 (cont'd)



DDR5 CAMM2



LPDDR5 CAMM2

6.5.5 Principle #5

Trace length ranges are set based on a variety of SoCs and do not reflect any particular SoC guideline. The goal is to establish a common set of CAMM2 length matching rules.

6.6 Length Matching Groups

The following length matching groups apply only to the CAMM2 designs (not system boards). The full channel length matching requirements depend on SOC requirements which shall be defined by each SOC supplier.

The length matching rules below must be used in concert with the pin offsets described above. Examples may make the process most clear.

1. Consider rule #5 in Table 18. Since all differential pairs of a subchannel are assigned to pins on rows F-G or N-P, there is no length offset due to pin assignments. Thus, CLK diff pairs can be directly matched because there is no pin offset relative to signals within the match group.
2. Consider rule #2 in Table 18. The DQ bits within a byte lane are matched very tightly to their respective DQS. From an Allegro Constraint Manager viewpoint, the following approach is a good practice.
 - a. A “target” signal is selected by the board designer. All other signals within the group shall be length-matched to the target. Commonly, the DQS_t signal is used as the target.
 - b. The Calculated Offset is the distance from the target to the signal to be matched. If the target is at offset = 1 and the signal is at offset 6, the difference is 5. For example, this is why DMI0_n shows a Delta: Tolerance of 5 mm:0.025 mm. The delta of 5 mm comes from the row offset locations while the tolerance comes from rule #2.

6.6 Length Matching Groups (cont'd)

Table 18 — Allegro Constraint Manager Length Matching Example

CM Name	Applied Rule #	Calculated Offset	Delta Tolerance Min	Delta Tolerance Rule	Delta Tolerance Max	Delta: Tolerance Concatenation
J1.H44:U1.C8 [DDR0_DMI0_n]	2	6	-0.025	< (DQ-DQS) <	0.025	5 mm:0.025 mm
J1.P43:U1.D4 [DDR0_DQS0_c]	3	0	0	<	0.0625	0 mm:0.03125 mm
J1.N43:U1.C4 [DDR0_DQS0_t]	TARGET	1	-0.025	< (DQ-DQS) <	0.025	TARGET
J1.M44:U1.C3 [DDR0_DQ0[0]]	2	2	-0.025	< (DQ-DQS) <	0.025	1 mm:0.025 mm
J1.J45:U1.B4 [DDR0_DQ0[1]]	2	5	-0.025	< (DQ-DQS) <	0.025	4 mm:0.025 mm
J1.H46:U1.C9 [DDR0_DQ0[2]]	2	6	-0.025	< (DQ-DQS) <	0.025	5 mm:0.025 mm
J1.K46:U1.B8 [DDR0_DQ0[3]]	2	4	-0.025	< (DQ-DQS) <	0.025	3 mm:0.025 mm
J1.K44:U1.E4 [DDR0_DQ0[4]]	2	4	-0.025	< (DQ-DQS) <	0.025	3 mm:0.025 mm
J1.L43:U1.E3 [DDR0_DQ0[5]]	2	3	-0.025	< (DQ-DQS) <	0.025	2 mm:0.025 mm
J1.L45:U1.E8 [DDR0_DQ0[6]]	2	3	-0.025	< (DQ-DQS) <	0.025	2 mm:0.025 mm
J1.M46:U1.E9 [DDR0_DQ0[7]]	2	2	-0.025	< (DQ-DQS) <	0.025	1 mm:0.025 mm

Table 19 — Length-matching Groups for DDR5 CAMM2

#	Length Matching Groups	CAMM2 Bounds (mm)		
1	CA/CS matched to CLK from connector to first DRAM	-16	< (CLK_t- (CMD/CA/CS) <	10
2	DM, DQ and DQS within byte	-0.025	< (DQ-DQS_t) <	0.025
3	DQS and DQS#		<	0.0625
4	CLK_t and CLK_c		<	0.0625
5	CLK0 and CLK1 CLK2 and CLK3		<	0.3
6	CS and CLK ⁽¹⁾	-0.0025	< (CLK_t-CS) <	0.0025
7	All CS within each channel		<	0.125
8	CA and CLK ⁽¹⁾	-1.2	< (CLK_t-CMD) <	1.2
9	All CA within each channel		<	0.125
NOTE 1 Excluding initial length from connector to first DRAM. When DRAM is mirrored within same subchannel, rules 8 and 9 may be difficult to meet without excessive serpentine due to DRAM pinout. These designs may deviate with explanation in the raw card documentation.				

6.6 Length Matching Groups (cont'd)

Table 20 — Length-matching Specifications for LPDDR5/5X CAMM2

#	Length Matching Groups	CAMM2 Bounds (mm)	
1	DQ and WCK per x16	-2	$< (DQ - WCK_t) < 3.2$
2	DQ and DQS per x8	-0.6	$< (DQ - DQS_t) < 0.6$
3	WCK and CLK per x16	-1	$< (WCK_t - CLK_t) < 2$
4	DQ signals per x8		< 0.8
5	Channel-to-channel CLKs		< 5
6	CLK and CA bits per x16	-1	$< (CLK_t - CA) < 1$
7	CA bits per x16		< 1.5
8	CLK and CS per x16*	-2.5	$< (CLK_t - CS) < 2.5$
9	CS bits per x16		< 2
10	DQS_c and DQS_t		< 0.05
11	WCK_c and WCK_t		< 0.05
12	CLK_c and CLK_t		< 0.05
NOTES: * CS2 and CS3 are used only for heavily loaded LPDDR5 CAMM2s which are expected to run at lower bus speed, therefore rule 8 can be relaxed to an additional +/- 2.5mm for CS2 and CS3. This is needed due to pin assignment of CS2 and CS3 which cause those nets to be longer. - Where groups are matched to a diff pair, the positive side of the diff pair is used as the Target - The above CAMM2 Bounds are agreed by TG consensus as a starting point, but they are subject to change based on actual design in the coming months. The 1.0 version of this specification will lock these CAMM2 Bounds, however exceptions will continue to be allowed by TG consensus until CAMM2 designs mature.			

6.7 Routing Considerations

6.7.1 CLK, CMD/ADR, and CS Groups

The DDR5 modules implement a fly-by topology for routing CLK, Command/Address and chip select signal groups. The Command/Address and Chip Select groups on DDR5 modules are length/delay matched to CLK, between the connector and each SDRAM. Table provides a summary of the length/delay matching rules associated the CLK, Command/Address and chip select groups.

Clock drivers (CKD) are implemented to improve the subchannel timing/voltage margins. This causes a redefinition of the first clock length that is used for length matching. The first CLK segment is defined as trace lengths of $DCK_A + QCK_A$, or $DCK_B + QCK_B$. The propagation delay through CKD is not included in length/delay matching calculations.

- DCK_A and DCK_B lengths extend from CAMM2 pin to CKD input pin
- QCK_A and QCK_B lengths extend from CKD output pin to first DRAM CLK input pin.

For the length tables in the Annexes where there is not a specified tolerance, and the tolerance is not covered, a value of ± 1.0 mm shall be used.




Figure 5 — Fly-by Topology Example

6.7.2 Lead-in versus Loaded Sections

The CLK, CMD/ADR, and CS topologies are conceptually divided into two topology sections. For CMD/ADR and CS, the segments between the connector and the first SDRAM node via (TL0 + TL1) are collectively termed the lead-in section.

For CLK, TL0 is same as DCK while TL1 is the same as QCK. The CKD is considered transparent from a length calculation standpoint, so the total lead-in section includes DCK + QCK.

The segments that run between SDRAM node vias (TL3), as well as the SDRAM load stubs (TL2), are collectively termed the loaded section.

To reduce the impedance discontinuity seen at the first load, the lead-in section is routed at a lower nominal impedance than the loaded section, although some modules may vary. The transition from the wider lead-in trace width to the standard width of the loaded section must occur within a length window preceding the first SDRAM node via.

The two different impedance sections at lead-in may not be required for example for the modules which have short TL0+TL1 length (e.g., less than 25 mm). This should be determined by simulation.




Figure 6 — Command/Address Routing Topology Example

6.7.3 Length/Delay Matching to SDRAM Devices

As mentioned previously, length/delay matching is required between the connector and each SDRAM individually. The length/delay matching process is iterative in nature, and there is no single-best method defined. It is generally recommended that the path from the connector to the first SDRAM (TL0 + TL1) be matched across the CLK group, and then across the CTRL and ADD/CMD groups—as per the length matching guidelines—adjusting the CLK length as needed to reach the length window of the CTRL and ADD/CMD groups. For the DDR5 CMM2, usually the breakout via from the DRAM pin is located between 4 DRAM pins and lengths are all 0.6mm, in that case TL2 does not need to be included in the length calculation. If signal group (Addr, CS, Clk) TL2 lengths are not the same, then length adjustment may be needed to align timing further down the daisy-chain. When CLK has 1 load and Address bits have two loads, prop delay is normally compensated in the stripline length but may need other length adjustments to align timing.

Once length/delay matching to the first device is complete, the length matching to the remaining devices is straightforward and can be accomplished by simply length-matching the intra-node segments (TL3-x), assuming the TL2 stub length does not vary between signal groups, or from SDRAM to SDRAM.

6.7.3 Length/Delay Matching to SDRAM Devices (cont'd)

The total compensated length from the CAMM2 pin to the first and last SDRAM is documented in the segment length tables for each module type, in the Annex net structure definitions sections; however, it is assumed that the length matching rules are met at all SDRAM devices inclusive of velocity compensation.

Since the lead-in section can have a wide variation in the proportion of its length routed as microstrip (MS) and stripline (SL), the length/delay matching process includes a mechanism for compensating for the velocity delta between these two types of PCB interconnects. A compensation factor of 1.1 has been specified for this purpose. All microstrip segment lengths are to be divided by 1.1 before summation into the length matching equation. The resulting compensated length is termed the stripline equivalent length. While some amount of residual velocity mismatch skew remains in the design, the process is a substantial improvement over simple length matching.

6.7.4 Load/Delay Compensation

The concept of load/delay compensation refers to the technique whereby the segment lengths between SDRAMs, on the CLK and CS signal groups, are purposely lengthened to add additional flight time delay, as required to compensate for the fact that the CMD/ADR topology for 2 rank modules has 2 loads (1 top + 1 bottom) for each fly-by node, whereas the CLK and CS topologies have only one load per node. Where implemented, the CLK and CS segments between SDRAMs shall be routed longer than the corresponding segment on CMD/ADR group. A specific number can be identified using simulation or calculation. The net result of this compensation is less overall CMD/ADR to CLK skew across the module, thereby improving the ability of the controller to correctly center the CLK within the CMD/ADR valid window at each SDRAM.

6.7.5 ALERT_n Wiring

Wiring example for the ALERT_n signal. DDR5 CAMM2 has 2 channels of signal groups, but there is one ALERT_n per channel. For each channel, ALERT is daisy-chained across the DRAM in any order across the subchannels. The connection order can be the same as clock or can be reverse order of clock. It requires a termination resistor at the far end from the CAMM2 connector pin.

6.7.5 ALERT_n Wiring (cont'd)




Figure 7 — ALERT_n Wiring Examples

6.7.6 RESET_n Wiring

Figure 8 is a wiring example for the DDR5 CAMM2 RESET_n signal. The topology should be a daisy chain. There is no restriction for the connection ordering. There is one RESET_n per channel. For each channel, RESET_n is daisy-chained across the DRAM in any order across the subchannels.




Figure 8 — RESET_n Wiring Example

For LPDDR5/5X CAMM2 designs, the RESET_n signal follows the same principals as above with a daisy-chain pattern from the CAMM2 connector pin through the LPDDR5/5X packages.

6.7.7 Via Compensation

The CAMM2 reference designs adds the vertical length that the signal travels along the via barrel to the length calculation.

For the DRAMs which share a via (2 rank module case), the via barrel lengths to the top and bottom DRAMs are different. In that case the via barrel lengths are not included in the length calculation. Please see the length file which is zipped with the reference design




Figure 9 — Via Compensation Explanation

6.7.8 Plane Referencing

Table 21 — Plane Referencing for DDR5 and LPDDR5/5X

Signals	Reference	Notes
DQ, DQS, DM	Ground	
Command/Address	Ground	
Chip Select	Ground	
Clock, WCK	Ground	
Sideband Bus	Ground	

6.8 Address Mirroring

DDR5 SDRAM has MIR input pin. This pin is connected to VSS or VDDQ on the PCB. This pin is used to inform SDRAM device that it is being configured for Mirrored mode vs. Standard mode. With the MIR pin connected to VDDQ, the SDRAM internally swaps even numbered CA with the next higher odd number CA. Normally the MIR pin must be tied to VSS if no CA mirror is required. Mirror pair examples: CA2 with CA3 (not CA1), CA4 with CA5 (not CA3).

The common use case is placing two DDR5 SDRAMs at the same X-Y location on top and bottom sides of the PCB, and then strapping the MIR pin to VSS/VDDQ. The use case purpose is to reduce the distance between the same number CA and reduce the stub trace length.

Note that the CA[13] function is only relevant for certain densities (including stacking) of DRAM component. In the case that CA[13] is not used, its ball location, considering whether MIR is used or not, should be connected to VDDQ.

If MIR is employed, the CA12 pin of DRAM (which is now changed to CA13 by MIR) needs to be tied to VDDQ.

The MIR pin configuration is documented in the checklist, which is zipped with the reference design, and the Annex Specification will identify how MIR is used.

6.9 CAMM2 Routing Space Constraints

These design rules are intended to be used for the reference CAMM2 designs submitted to JEDEC for ballot.

When rules which are not defined here are used, it should be noted in the annex for each specific raw card.

These rules are for design of the reference card only. It is not required that these rules be met by individual manufacturers building from the reference designs.

CAMM2s manufactured from the reference designs may use modified rules to support their manufacturing process.

Table 22 — Routing Space Constraints

	Category	Item	Constraint Value (mm)	Note
1	Via	Drill/Pad/Anti-pad / Soldermask	0.20/0.40/0.60/ Soldermask feature may vary depending on designer preference.	One example is setting the soldermask equal to the pad and allowing the PCB shop to adjust as required. Rule may be different between SMD and non-SMD.
2	Micro-via (outer/inner layer)	Drill/Pad/Anti-pad / Soldermask	0.10/0.25/0.55 0.10/0.25/0.42	Better practice Spec Limit
3	Micro-via	Stacking	Allowed	Not over buried via
4	Micro-via	Via in Pad	Allowed	Allowed in DRAM pad, not allowed in CAMM2 pad
5	Buried via	Drill/Pad/Anti-pad / Soldermask	0.20/0.40/0.60	Filled, cap plating not required
6	Spacing	copper to copper (Outer/Inner)	0.075 / 0.070	Depends on Cu thickness
7	Spacing	Pad to pad (For pads of different components that are soldered down.)	0.200	
8	Spacing	Line to (N)SMD pad (12 V / the others)	0.113 / 0.100	Depends on Cu thickness on outer layer
9	Spacing	Line to line (Single / Diff pair)	0.100 / 0.090	Depends on whether inner or outer layer routing and Cu thickness
10	Spacing	Line to shape	0.125	Where impedance is important, use the 0.20 rule. Depends on whether inner or outer layer routing.
11	Spacing	Shape to shape	0.100	
12	Spacing	Via(pad) to NSMD pad (12 V / the others / same Net)	0.113 / 0.100 / 0.100	
13	Spacing	Via(pad) to SMD pad (12 V / the others / same Net)	0.113 / 0.100 / 0.020	

Table 22 — Routing Space Constraints (cont'd)

	Category	Item	Constraint Value (mm)	Note
14	Spacing	Via(pad) to Via(pad)	0.125	
15	Spacing	Via(pad) to Line (Outer/Inner)	0.09 / 0.07	
16	Spacing	Micro-via pad to Line (outer)	0.125 / 0.0100	Better / Spec Limit
17	Spacing	Micro-via pad to Line (inner)	0.125 / 0.083	Better / Spec Limit
18	Spacing	Micro-via pad to Micro-via pad (Same net)	0	
19	Spacing	Micro-via pad to Micro-via pad (Different net)	0.125 / 0.090	
20	Spacing	Micro-via pad to Buried via or Through Hole via pad (same net)	0	
21	Spacing	Micro-via pad to Buried via or Through Hole via pad (Different net – outer)	0.275 / 0.124	Better / Spec Limit
22	Spacing	Micro-via pad to Buried via or Through Hole via pad (Different net – inner)	0.275 / 0.100	Better / Spec Limit
23	Spacing	Drill wall to Board edge (nominal)	0.450	Nominal board edge and drill being centered in pad
24	Comp to Comp	IC to IC (max. PKG size)	0.250	Inductor is assumed IC. (Max PKG size 4.3 mm)
25	Comp to Comp	IC (max.) to Passive (nominal)	0.250	
26	Comp to Comp	Passive to Passive (nominal PKG size)	0.250	
27	Copper keepout	Board top edge (nom.) to copper	0.250	
28	Keepout CAMM2 without HS	Top edge of board to Passive (max.) or IC (max.)	0.300	Nominal board edge and package body max. size criteria
29	Keepout CAMM2 w/ HS	Top edge of board to Passive (max.) or IC (max.)	2.0	
30	Keepout CAMM2	lower edge of board to Passive (max.) or IC (max.)	4.200	

6.10 CAMM2 Physical Requirements

6.10.1 Via Placement

Signal Vias must not be placed close together (except differential signals) to reduce crosstalk. Recommended to place power or GND Via between Signal Vias.

Vias for different channels must be spaced 2mm apart to reduce channel-to-channel crosstalk.

6.10.2 Component Pad Sizes and Geometry

Pads for components are left to the reference card designer to define.

Manufacturers of these CAMM2 reference designs may adjust pad sizes and geometry.

6.10.3 Unused CLK, CS termination

For 1 Rank, Unused DDR5 CLK should be terminated with two 33ohm resistors to VDDQ (single ended termination)

Systems that do not support CS2/3 for LPDDR5/5X CAMMs should terminate CS2/3 on the motherboard to VDD2 or equivalent 1.05 V source.

If using a Clock Driver device, all SoC clock pairs are routed to the clock driver and the clock driver shall terminate the unused clocks to VSS.

6.10.4 DQ/CA Stub Resistor

No DQ, Command/address stub resistor for all CAMM2s.

6.10.5 ZQ Calibration Wiring

The DDR5 SDRAMs and clock driver have a ZQ pin. This is intended to calibrate the on-die resistors for the drivers and the terminations. All CAMM2s must connect a $240\ \Omega \pm 1\%$ resistor from this pin of the SDRAM to ground (VSS). Every SDRAM package must have its own ZQ resistor. Sharing is not allowed.

The LPDDR5 ZQ pin is terminated through a $240\ \Omega \pm 1\%$ resistor to VDDQ.

6.10.6 TEN Wiring

TEN is a test enable pin on the DDR5 SDRAMs. It is not intended to be used on CAMM2s. It must be tied low VSS at each SDRAM.

6.10.7 Loop Back Wiring

DDR5 CAMM2s do not have Loopback signal connectivity to the connector pins. However, Loopback functionality is useful for module debug, so at the initial design Loop Back signals are connected to the test pads on the modules. The topology should be a daisy chain. The test pads are required for each channels A and B. On the production designs, test pads can be removed.

6.10.8 MIR Wiring

With the MIR pin connected to VDDQ, the DDR5 SDRAM internally swaps even numbered CA with the next higher odd number CA. Normally the MIR pin must be tied to VSSQ if no CA mirror is required. The MIR pin connection information may be found in each Reference Design package.

6.10.9 CA_ODT Wiring

For the DDR5 CAMM2, usually only the CA_ODT pin for the DDR5 SDRAM at the end of fly-by is connected to VDDQ. The CA_ODT pin connection information may be found in each Reference Design package.

6.10.10 CAI Wiring

With the CAI pin connected to VDDQ, DDR5 SDRAM internally inverts the logic level present on all the CA signals. Normally the CAI pin must be connected to VSS if no CA inversion is required.

Usually, DDR5 CAMM2s do not need the inversion pin. The CAI pin cannot be left floating, it must be connected to VSS on the DDR5 CAMM2.

6.11 Reference Stackups

The section defines the preferred stackup for 8-, 10-, 12, and 14-layer CAMM2s. Stackup for specific cards may be different from the suggested stackup in the tables below.

Multiple factors influence module stackup definition, and it is expected that module vendors will define their stackup in conjunction with PCB vendors, based on many factors including material properties, material availability, electrical performance, and cost. The stackups shown here are intended for reference only, to demonstrate feasibility of the key performance.

The actual layer construction, trace widths and target impedances used for the design and simulation are documented in each annex.

6.11.1 Reference 10-Layer DDR5 and LPDDR5 CAMM2 Stackup

									DDR	DQ, CA, CS	CLK		DQS
									LPDDR	DQ, CA, CS		WCK	CLK, DQS
	Routing Layer	Description	Cu	Material Design	Df	Dk 1 GHz	Thickness (mil)	Thickness (um)	Thickness (mm)	40 ± 5 ohm single-end	45 ± 7 ohm Diff.	65 ± 7 ohm Diff.	75 ± 7 ohm Diff.
TOP		Solder Mask			0.047		0.50	12.70	0.01				
	1	Break out /VDD	0.5 oz + plating	MS			2.07	52.58	0.05	4.6 Mil (.11684mm)	10.6/4 Mil	5.6/4 Mil	4.5/5 Mil (.1143/.127mm)
		Prepreg		106 (HRC, 75%)	0.022	3.52	2.08	52.83	0.05	40.42 Ohm	46.35 Ohm	65.59 Ohm	74.51 Ohm
	2	Gnd	1 oz				1.25	31.75	0.03				
		Core		1086*1	0.0171	3.82	3.00	76.20	0.08				
IN1	3	Signal	0.5 oz	SL			0.66	16.76	0.02	4 Mil (.1016mm)	8.5/4 Mil	5/4 Mil	4/4 Mil (.1016/.1016mm)
		Prepreg		1080*1 (MRC, 65%)	0.0209	3.68	2.41	61.21	0.06	39.71 Ohm	45.79 Ohm	65.34 Ohm	75.66 Ohm
	4	Gnd	1 oz				1.25	31.75	0.03				
		Core		1086*1	0.0171	3.82	3.00	76.20	0.08	40.02 (40.49) Ohm	45.79 Ohm	65.08 Ohm	75.22 Ohm
IN2	5	Signal	1 oz	SL/DSL			1.25	31.75	0.03	L5/L6 SL 4.1 (4) Mil (.10414-.1016mm)	9.4/4 Mil	5.2/4 Mil	L5/L6 SL 4/5 Mil (.1016 /.127mm)
		Prepreg					20.00	508.00	0.51				
IN3	6	Signal	1 oz	SL/DSL			1.25	31.75	0.03	L5/L6 DSL 5.4 Mil (.13716 mm)	9.4/4 Mil	5.2/4 Mil	L5/L6 DSL 4.2/4 Mil (.10668/.1016)
		Core		1086*1	0.0171	3.82	3.00	76.20	0.08	39.86 Ohm	45.79 Ohm	65.08 Ohm	75.08 Ohm
	7	Gnd	1 oz				1.25	31.75	0.03				
		Prepreg		1080*1 (MRC, 65%)	0.0209	3.68	2.41	61.21	0.06				
IN4	8	Signal	0.5 oz	SL			0.66	16.76	0.02	4 Mil (.1016 mm)	8.5/4 Mil	5/4 Mil	4/4 Mil (.1016 /.1016 mm)
		Core		1086*1	0.0171	3.82	3.00	76.20	0.08	39.71 Ohm	45.79 Ohm	65.34 Ohm	75.66 Ohm
	9	Gnd	1 oz				1.25	31.75	0.03				
		Prepreg		106 (HRC, 75%)	0.022	3.52	2.09	53.09	0.05				
BOT	10	Break out/VDDQ	0.5 oz + plating	MS			2.07	52.58	0.05	4.6 Mil (.11684 mm)	10.6/4 Mil	5.6/4 Mil	4.5/5 Mil (.1143 / .127mm)
		Solder Mask			0.047		0.50	12.70	0.01	40.42 Ohm	46.48 Ohm	65.73 Ohm	74.51 Ohm
				Total			54.95	1395.73	1.40				

6.11.2 Reference 12-Layer DDR5 CAMM2 Stackup

									DDR	DQ, CA, CS	CLK	DQS
	Routing Layer	Description	Cu	Material Design	Df	Dk 1 GHz	Thickness (mil)	Thickness (um)	Thickness (mm)	40 ± 5 ohm single-end	45 ± 7 ohm Diff.	75 ± 7 ohm Diff.
		Solder Mask			0.047		0.50	12.70	0.01			
TOP	1	Break out /VDD		MS			1.60	40.64	0.04	4.6/4 Mil (.11684 mm / .1016 mm)	10.5/4 Mil	4.5/5 Mil (.1143/ .127 mm)
		Prepreg		106	0.022	3.52	1.94	49.28	0.05	40.42 Ohm	46.29 Ohm	74.51 Ohm
GND1	2	Gnd		Gnd/Pwr			1.30	33.02	0.03			
		Core		2112*1	0.0171	3.82	3.00	76.20	0.08			
IN1	3	Signal		SL			0.65	16.51	0.02	4/4 Mil (.1016mm/.1016 mm)	9.4/4 Mil	4.2/4 Mil (.10668 / .1016 mm)
		Prepreg		1080*1	0.0209	3.68	2.80	71.12	0.07	39.71 Ohm	44.97 Ohm	75.66 Ohm
GND2	4	Gnd		Gnd/Pwr			1.30	33.02	0.03			
		Core		2112*1	0.0171	3.82	3.00	76.20	0.08	39.71 Ohm	44.97 Ohm	75.66 Ohm
IN2	5	Signal		SL			0.65	16.51	0.02	4 Mil (.1016 mm)	9.4/4 Mil	4.2/4 Mil (.10668 / .1016 mm)
		Prepreg		1080*1	0.0209	3.68	2.80	71.12	0.07			
VCC1	6	VDD/VDDQ		Gnd/Pwr			1.30	33.02	0.03			
		Prepreg		2112*1	0.0171		15.00	381.00	0.38			
VCC2	7	VDD/VDDQ		Gnd/Pwr			1.30	33.02	0.03			
		Prepreg		1080*1	0.0209	3.68	2.80	71.12	0.07	39.71 Ohm	44.97 Ohm	75.66 Ohm
IN3	8	Signal		SL			0.65	16.51	0.02	4/4 Mil (.1016mm/.1016 mm)	9.4/4 Mil	4.2/4 Mil (.10668 / .1016 mm)
		Core		2112*1	0.0171	3.82	3.00	76.20	0.08	40.02 (40.49) Ohm		75.22 Ohm
GND3	9	Gnd		Gnd/Pwr			1.30	33.02	0.03			
		Prepreg		1080*1	0.0209	3.68	2.80	71.12	0.07	39.71 Ohm	44.97 Ohm	75.66 Ohm
IN4	10	Signal		SL			0.65	16.51	0.02	4/4 Mil (.1016mm/.1016 mm)	9.4/4 Mil	4.2/4 Mil (.10668 / .1016 mm)
		Core		2112*1	0.0171	3.82	3.00	76.20	0.08			
GND4	11	Gnd		Gnd/Pwr			1.30	33.02	0.03			
		Prepreg		106	0.022	3.52	1.94	49.28	0.05			
BOT	12	Break out/VDDQ		MS			1.60	40.64	0.04	5.6/4 Mil (.14224/.1016 mm)	10.5/4 Mil	4.5/5 Mil (.1143/ .127 mm)
		Solder Mask			0.047		0.50	12.70	0.01	40.42 Ohm	46.29 Ohm	74.51 Ohm
				Total			55.12	1400.05	1.40			

6.11.3 Reference 14-Layer DDR5 CAMM2 Stackup

									DDR	DQ, CA, CS	CLK	DQS
	Routing Layer	Description	Cu	Material Design	Df	Dk 1 GHz	Thickness (mil)	Thickness (um)	Thickness (mm)	40 ± 5 ohm single-end	45 ± 7 ohm Diff.	75 ± 7 ohm Diff.
		Solder Mask			0.047		0.50	12.70	0.01			
TOP	1	Break out/VDD	0.5 oz+plating	MS			1.88	47.75	0.05	4.6 Mil (.11684mm)	10.5/4 Mil	4.5/5 Mil (.1143/.127mm)
		Prepreg		106(HRC,74%)	0.022	3.79	2.06	52.32	0.05	40.42 Ohm	45.69 Ohm	74.51 Ohm
GND1	2	Gnd	1 oz				1.25	31.75	0.03			
		Core		1080*1	0.0171	4.06	3.00	76.20	0.08			
IN1	3	Signal	0.5 oz	SL			0.66	16.76	0.02	4 Mil (.1016mm)	8.8/4 Mil	4/4 Mil (.1016/.1016mm)
		Prepreg		1080 (MRC,67%)	0.0209	3.98	2.75	69.85	0.07	39.71 Ohm	45.24 Ohm	75.66 Ohm
GND2	4	Gnd	1 oz				1.25	31.75	0.03			
		Core		1080*1	0.0171	4.06	3.00	76.20	0.08			
IN2	5	Signal	0.5 oz	SL			0.66	16.76	0.02	4 Mil (.1016mm)	8.8/4 Mil	4/4 Mil (.1016/.1016mm)
		Prepreg		1080(MRC,67%)	0.0209	3.98	2.73	69.34	0.07	39.71 Ohm	45.13 Ohm	75.66 Ohm
GND3	6	Gnd	1 oz				1.25	31.75	0.03			
		Core		1080*1	0.0171	4.06	3.00	76.20	0.08	40.02 (40.49) Ohm	46.17 Ohm	75.22 Ohm
IN3	7	Signal	1 oz	SL/DSL			1.25	31.75	0.03	L5/L6 SL 4.1 (4) Mil (.10414 - .1016mm)	9.2/4 Mil	L5/L6 SL 4/5 Mil (.1016/.127mm)
		Prepreg		2116(MRC,55%)	0.0176	4.31	6.00	152.40	0.15			
IN4	8	Signal	1 oz	SL/DSL			1.25	31.75	0.03	L5/L6 DSL 5.4 Mil (.13716mm)	9.2/4 Mil	L5/L6 DSL 4.2/4 Mil (.10668/.1016)
		Core		1080*1	0.0171	4.06	3.00	76.20	0.08	39.86 Ohm	46.17 Ohm	75.08 Ohm
GND4	9	Gnd	1 oz				1.25	31.75	0.03			
		Prepreg		1080(MRC,67%)	0.0209	3.98	2.70	68.58	0.07			
IN5	10	Signal	0.5 oz	SL			0.66	16.76	0.02	4 Mil (.1016mm)	8.8/4 Mil	4/4 Mil (.1016/.1016mm)
		Core		1080*1	0.0171	4.06	3.00	76.20	0.08	39.71 Ohm	44.95 Ohm	75.66 Ohm
GND5	11	Gnd	1 oz				1.25	31.75	0.03			
		Prepreg		1080(MRC,67%)	0.0209	3.98	2.71	68.83	0.07			
IN6	12	Signal	0.5 oz	SL			0.66	16.76	0.02	4 Mil (.1016mm)	8.8/4 Mil	4/4 Mil (.1016/.1016mm)
		Core		1080*1	0.0171	4.06	3.00	76.20	0.08	39.71 Ohm	45.02 Ohm	75.66 Ohm
GND6	13	Gnd	1 oz				1.25	31.75	0.03			
		Prepreg		106(HRC,74%)	0.022	3.79	2.06	52.32	0.05			
BOT	14	Break out/VDDQ	0.5 oz+plating	MS			1.88	47.75	0.05	4.6 Mil (.11684mm)	10.5/4 Mil	4.5/5 Mil (.1143/.127mm)
		Solder Mask			0.047		0.50	12.70	0.01	40.42 Ohm	45.69 Ohm	74.51 Ohm
				Total			55.16	1401.06	1.40			

6.11.4 Reference 16-Layer DDR5 CMM2 Stackup

									DDR	DQ, CA, CS	CLK	DQS
	Routing Layer	Description	Cu	Material Design	Df	Dk 1 GHz	Thickness (mil)	Thickness (um)	Thickness (mm)	40 ± 5 ohm single-end	45 ± 7 ohm Diff.	75 ± 7 ohm Diff.
		Solder Mask			0.047		0.50	12.70	0.01			
TOP	1	Break out/VDD	0.5 oz + plating	MS			1.60	40.64	0.04	4.7 Mil 41.05 ohms	11/4 mils 44.93 Ohm	4.8/5 mils 74.39 Ohm
		Prepreg			0.022	3.52	1.94	49.28	0.05			
GND1	2	Gnd	1 oz				1.25	31.75	0.03			
		Core		2112*1	0.0171	3.83	2.50	63.50	0.06			
IN1	3	Signal	0.5 oz	SL			0.66	16.76	0.02	3.5 Mil 39.27 ohms	8/4 Mil 44.35 ohms	3.5/4 Mil 75.87 ohms
		Prepreg			0.0209	3.68	2.30	58.42	0.06			
GND2	4	Gnd	1 oz				1.25	31.75	0.03			
		Core		2112*1	0.0171	3.83	2.50	63.50	0.06			
IN2	5	Signal	0.5 oz	SL			0.66	16.76	0.02	3.7 mils 38.97 ohms	8/4 Mil 45.65 ohms	3.7/4 Mil 75.11 ohms
		Prepreg			0.0209	3.68	2.50	63.50	0.06			
GND3	6	Gnd	1 oz				1.25	31.75	0.03			
		Core		2112*1	0.0171	3.83	2.50	63.50	0.06			
IN3	7	Signal	1 oz	SL			1.25	31.75	0.03	3.5/5 mils 38.58 ohms	7.5/4 Mil 46.77 ohms	3.5/5 Mil 74.32 ohms
		Prepreg			0.0209	3.68	2.80	71.12	0.07			
VCC1	8	VCC/Gnd	1 oz				1.25	31.75	0.03			
		Prepreg			0.022	3.52	1.88	47.75	0.05			
VCC2	9	VCC/Gnd	1 oz				1.25	31.75	0.03			
		Prepreg			0.0209	3.68	2.80	71.12	0.07			
IN4	10	Signal	1 oz	SL			1.25	31.75	0.03	3.5/5 mils 38.58 ohms	7.5/4 Mil 46.77 ohms	3.5/5 Mil 74.32 ohms
		Core		2112*1	0.0171	3.83	2.50	63.50	0.06			
GND4	11	Gnd	1 oz				1.25	31.75	0.03			
		Prepreg			0.0209	3.68	2.50	63.50	0.06			
IN5	12	Signal	0.5 oz	SL			0.66	16.76	0.02	3.7 mils 38.97 ohms	8/4 Mil 45.65 ohms	3.7/4 Mil 75.11 ohms
		Core		2112*1	0.0171	3.83	2.50	63.50	0.06			
GND5	13	Gnd	1 oz				1.25	31.75	0.03			
		Prepreg			0.0209	3.68	2.30	58.42	0.06			
IN6	14	Signal	0.5 oz	SL			0.66	16.76	0.02	3.5 Mil 39.27 ohms	8/4 Mil 44.35 ohms	3.5/4 Mil 75.87 ohms
		Core		2112*1	0.0171	3.83	2.50	63.50	0.06			
GND6	15	Gnd	1 oz				1.25	31.75	0.03			
		Prepreg			0.022	3.52	1.94	49.28	0.05			
BOTTOM	16	Break out/VDDQ	0.5 oz + plating	MS			1.60	40.64	0.04	4.7 mils 41.05 ohms	11/4 mils 44.93 Ohm	4.8/5 Mil 74.39 ohms
		Solder Mask			0.047		0.50	12.70	0.01			
				Total			55.30	1404.62	1.40			

6.12 Module Sideband Bus

Please refer to the latest version of the JESD403-1: JEDEC Module Sideband Bus(Sideband Bus).




Figure 10 — Sideband Bus Wiring Example

6.13 Bit Swizzling Rules

DDR5 modules do not need to record DQ mapping in SPD but need to follow the following bit swizzling rules.

- Rule 1: Bits within a nibble + strobe pair must stay together
- Rule 2: Nibbles may be swapped within the same byte
- Rule 3: Definition of mapping is for rank 0 only. All even ranks have the same DQ mapping.
Even rank to odd rank mapping is to swap bit 0 with bit 1, swap bit 2 with bit 3, swap bit 4 with bit 5 and swap bit 6 with bit 7

The DDR5 CAMM2 design should follow the DQ mapping of the JEDEC Reference CAMM2 Design of the same configuration. For example, newly designed 1Rx16 CAMM2 should follow the DQ mapping of approved 1Rx16 JEDEC DDR5 CAMM2 Reference design.

The LPDDR5 modules must follow the following bit swizzling rules.

- Rule 1: Bits may be swapped within the same byte

7 CAMM2 Impedance Profile

CAMM2 impedance Profile is documented in each Annex.

8 Serial Presence Detect Component Specification

Please refer to the latest version of JESD400-5: DDR5 Serial Presence Detect (SPD) Contents.

9 Product Label

Please refer to the latest version of JESD401-5: DDR5 DIMM Label.

10 JEDEC Process

JEDEC provides PCB reference designs for modules. The designs are divided into families, one of which is Compression-Attached Memory Modules (CAMM2s). Letters (A, B, C, etc.) are used to define specific configurations (raw cards) of modules such as 2 ranks with x8 based SDRAMs. Additional characteristics may further refine cards into specific raw card (R/C) letters. Letter assignments are arbitrary and usually chronological. There is no other association to the letter assignments.

R/Cs are reviewed and balloted by JEDEC members before being placed on the JEDEC website as reference designs. This is called registration. The initial registration is 0. A specific card may be the registration of R/C A0. Subsequent design updates to the reference design go through the same balloting process and increment the registration number from 0 to 1 or the next highest number.



Standard Improvement Form

JEDEC Standard JESD318

The purpose of this form is to provide the Technical Committees of JEDEC with input from the industry regarding usage of the subject standard. Individuals or companies are invited to submit comments to JEDEC. All comments will be collected and dispersed to the appropriate committee(s).

If you can provide input, please complete this form and return to:

JEDEC
Attn: Publications Department
3103 North 10th Street
Suite 240 South
Arlington, VA 22201-2107

Fax: 703.907.7583

1. I recommend changes to the following:

☐ Requirement, clause number _____

☐ Test method number _____ Clause number _____

The referenced clause number has proven to be:

☐ Unclear ☐ Too Rigid ☐ In Error

☐ Other _____

2. Recommendations for correction:

3. Other suggestions for document improvement:

Submitted by

Name: _____

Company: _____

Address: _____

City/State/Zip: _____

Phone: _____

E-mail: _____

Date: _____

